{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:20:58Z","timestamp":1740133258803,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Taiwan Semiconductor Manufacturing Corporation"},{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"crossref","award":["NSC102-2221-E-006-266-MY3"],"award-info":[{"award-number":["NSC102-2221-E-006-266-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2856527","type":"journal-article","created":{"date-parts":[[2018,7,31]],"date-time":"2018-07-31T21:36:36Z","timestamp":1533072996000},"page":"2254-2267","source":"Crossref","is-referenced-by-count":3,"title":["A Repair-for-Diagnosis Methodology for Logic Circuits"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0475-5756","authenticated-orcid":false,"given":"Cheng-Hung","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Lin","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6690-0074","authenticated-orcid":false,"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9208-8262","authenticated-orcid":false,"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556974"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.49"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.122"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482448"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2073489"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2523499"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/0016-0032(56)90559-2"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13528"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.27"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.18"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139151"},{"article-title":"On the approximability of NP-complete Optimization problems","year":"1992","author":"kann","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401533"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"key":"ref13","first-page":"192","article-title":"Substantial fault pair at-a-time (SFPAT): An automatic diagnostic pattern generation method","author":"ye","year":"2010","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818790"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081382"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035361"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.62"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.58"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref19"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"1421","DOI":"10.1109\/T-C.1972.223517","article-title":"a design procedure for fault-locatable switching circuits","volume":"c 21","author":"reddy","year":"1972","journal-title":"IEEE Transactions on Computers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193580"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342380"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401564"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2211093"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.32"},{"key":"ref7","first-page":"1","article-title":"Case study of yield learning through in-house flow of volume diagnosis","author":"hsueh","year":"2013","journal-title":"IEEE VLSI Design Autom Test"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816206"},{"key":"ref9","first-page":"1","article-title":"Interconnect open defect diagnosis with minimal physical information","author":"liu","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.46"},{"key":"ref22","first-page":"86","article-title":"Layout-aware diagnosis leads to efficient and effective physical failure analysis","author":"sharma","year":"2011","journal-title":"Proc Int Symp Test Failure Anal"},{"journal-title":"Root Cause Deconvolution","year":"2014","author":"eide","key":"ref21"},{"key":"ref24","first-page":"109","article-title":"Achieving 100% cell-aware coverage by design","author":"liu","year":"2016","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342379"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2138729"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805850"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08423443.pdf?arnumber=8423443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8423443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":41,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2856527","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}