{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:07:29Z","timestamp":1767182849392,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002878","name":"Consejer\u00eda de Econom\u00eda, Innovaci\u00f3n, Ciencia y Empleo, Junta de Andaluc\u00eda","doi-asserted-by":"publisher","award":["P12-TIC-1481"],"award-info":[{"award-number":["P12-TIC-1481"]}],"id":[{"id":"10.13039\/501100002878","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TEC2013-45638-C3-3-R","TEC2016-75151-C3-3-R"],"award-info":[{"award-number":["TEC2013-45638-C3-3-R","TEC2016-75151-C3-3-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003339","name":"Consejo Superior de Investigaciones Cient\u00edficas","doi-asserted-by":"publisher","award":["BES-2014-068216"],"award-info":[{"award-number":["BES-2014-068216"]}],"id":[{"id":"10.13039\/501100003339","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2859827","type":"journal-article","created":{"date-parts":[[2018,8,9]],"date-time":"2018-08-09T18:58:38Z","timestamp":1533841118000},"page":"2386-2394","source":"Crossref","is-referenced-by-count":7,"title":["A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5638-7377","authenticated-orcid":false,"given":"Fabio","family":"Passos","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6260-6495","authenticated-orcid":false,"given":"Elisenda","family":"Roca","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-3124","authenticated-orcid":false,"given":"Rafael","family":"Castro-Lopez","sequence":"additional","affiliation":[]},{"given":"Francisco V.","family":"Fernandez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.04.005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2564362"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2017.07.036"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.2181095"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-018-3150-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.02.005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907284"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2162067"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357794"},{"key":"ref3","first-page":"623","article-title":"Regular analog\/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty","volume":"28","author":"xu","year":"2008","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480170"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337299"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802267"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39162-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917579"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045116"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0406"},{"journal-title":"Cadence Spectre Circuit Simulator","year":"2018","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2007.10.013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.5772\/8435"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316092"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4235.797969"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08430570.pdf?arnumber=8430570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:38Z","timestamp":1642003838000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8430570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2859827","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}