{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T17:57:47Z","timestamp":1775066267431,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2859939","type":"journal-article","created":{"date-parts":[[2018,8,16]],"date-time":"2018-08-16T18:44:11Z","timestamp":1534445051000},"page":"2530-2541","source":"Crossref","is-referenced-by-count":81,"title":["Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1113-7075","authenticated-orcid":false,"given":"Masoud","family":"Pashaeifar","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"660","article-title":"Inexact Designs for Approximate Low Power Addition by Cell Replacement","author":"haider a f almurib","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355217"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691108"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref19","author":"papoulis","year":"2002","journal-title":"Probability random variables and stochastic processes"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022531"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2014.2385553"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2015.25"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2406853"},{"key":"ref20","year":"2016","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012734530-7\/50001-5"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref24","year":"2016","journal-title":"MediaBench II"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182095"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08438487.pdf?arnumber=8438487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8438487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2859939","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}