{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T10:26:28Z","timestamp":1768731988585,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-14-1-0351"],"award-info":[{"award-number":["FA9550-14-1-0351"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2861328","type":"journal-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T18:52:35Z","timestamp":1534531955000},"page":"2431-2442","source":"Crossref","is-referenced-by-count":4,"title":["Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8393-2783","authenticated-orcid":false,"given":"Xiaolin","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1473-510X","authenticated-orcid":false,"given":"Shahrzad","family":"Keshavarz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-7320","authenticated-orcid":false,"given":"Domenic J.","family":"Forte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark M.","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2052-9820","authenticated-orcid":false,"given":"Daniel E.","family":"Holcomb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2016","journal-title":"Spartan FPGAs"},{"key":"ref32","year":"2016","journal-title":"LTC3546 Voltage Regulator"},{"key":"ref31","year":"2016","journal-title":"Spartan FPGAs"},{"key":"ref30","year":"2014","journal-title":"Model 2231a-30-3"},{"key":"ref35","year":"0","journal-title":"Verilog-Based BCH Encoder and Decoder"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1137\/060651380"},{"key":"ref11","first-page":"1","article-title":"Intrinsic PUFs from flip-flops on reconfigurable devices","volume":"17","author":"maes","year":"2008","journal-title":"Proc 3rd Benelux Workshop Inf Syst Security"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513106"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"903","DOI":"10.1109\/TCAD.2015.2418288","article-title":"Reliable physical unclonable functions using data retention voltage of SRAM cells","volume":"34","author":"xu","year":"2015","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2016.7684085"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_26"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14452-3_1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176696"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_37"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref27","year":"2012","journal-title":"ISE Timing Analysis Overview"},{"key":"ref3","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"44th Annual Conf Design Automation (DAC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref29","year":"2015","journal-title":"ATS 505 Thermostream"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14452-3_6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/319709.319714"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839821"},{"key":"ref20","first-page":"1","article-title":"Initial SRAM state as a fingerprint and source of true random numbers for RFID tags","author":"holcomb","year":"2007","journal-title":"Proc Conf RFID Security"},{"key":"ref22","first-page":"239","article-title":"13 fJ\/bit probing-resilient 250 K PUF array with soft darkbit masking for 1.94% bit-error in 22 nm tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224314"},{"key":"ref24","author":"cao","year":"2002","journal-title":"Predictive Technology Model"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2005.78"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456940"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08438897.pdf?arnumber=8438897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8438897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":35,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2861328","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}