{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:24Z","timestamp":1759147104129,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","award":["593688"],"award-info":[{"award-number":["593688"]}],"id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2861820","type":"journal-article","created":{"date-parts":[[2018,8,13]],"date-time":"2018-08-13T18:34:50Z","timestamp":1534185290000},"page":"2205-2216","source":"Crossref","is-referenced-by-count":7,"title":["Lifetime Reliability-Aware Digital Synthesis"],"prefix":"10.1109","volume":"26","author":[{"given":"Shengyu","family":"Duan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2230-625X","authenticated-orcid":false,"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basel","family":"Halak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691098"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314433"},{"key":"ref12","first-page":"75","article-title":"Joint logic restructuring and pin reordering against NBTI-induced performance degradation","author":"wu","year":"2009","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.90"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"},{"key":"ref16","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Automation Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE.2016.7751211"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397353"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref28","first-page":"1","article-title":"The EPFL combinational benchmark suite","author":"amar\u00f9","year":"2015","journal-title":"Proc 24th Int Workshop Logic Synth (IWLS)"},{"key":"ref4","first-page":"1","article-title":"Aging-aware timing analysis and optimization considering path sensitization","author":"wu","year":"2011","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref27","first-page":"149","article-title":"Linear programming for sizing, \n$\\text{V}_{\\mathrm{ th}}$\n and \n$\\text{V}_{\\mathrm{ dd}}$\n assignment","author":"chinnery","year":"2005","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2266651"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2732028"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981608"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.340"},{"key":"ref7","first-page":"200","article-title":"Using Iddt current degradation to monitor ageing in CMOS circuits","author":"ramlee","year":"2016","journal-title":"Proc Int Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630044"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.48"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643618"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090649"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/0047-259X(81)90128-7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227753"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.118"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08434239.pdf?arnumber=8434239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8434239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2861820","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}