{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:20:59Z","timestamp":1740133259218,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774094"],"award-info":[{"award-number":["61774094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"China Major S&T Project","award":["2018ZX01031101-002"],"award-info":[{"award-number":["2018ZX01031101-002"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2862388","type":"journal-article","created":{"date-parts":[[2018,8,24]],"date-time":"2018-08-24T19:49:33Z","timestamp":1535140173000},"page":"2345-2357","source":"Crossref","is-referenced-by-count":2,"title":["Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6388-3419","authenticated-orcid":false,"given":"Tianyi","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhicong","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744831"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847264"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967056"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059054"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691153"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2010.161"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2001.937655"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062232"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WCICA.2006.1713908"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08445709.pdf?arnumber=8445709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2862388","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}