{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:33:45Z","timestamp":1771698825545,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2864267","type":"journal-article","created":{"date-parts":[[2018,9,12]],"date-time":"2018-09-12T19:02:57Z","timestamp":1536778977000},"page":"2335-2344","source":"Crossref","is-referenced-by-count":9,"title":["A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1515-4726","authenticated-orcid":false,"given":"Makoto","family":"Yabuuchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasumasa","family":"Tsukamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidehiro","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miki","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Shinji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9986-5308","authenticated-orcid":false,"given":"Koji","family":"Nii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A 64 kb 16 nm asynchronous disturb current free 2-port SRAM with PMOS pass-gates for FinFET technologies","author":"fujiwara","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"266c","article-title":"A 0.094 \n$\\mu{\\mathrm{ m}}^{2}$\n high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV \n$\\text{V}_{MIN}$\n with read and write assist","author":"koo","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref12","first-page":"1","article-title":"A 6.05-Mb\/mm\n$^{2}~16$\n-nm FinFET double pumping 1W1R 2-port SRAM with 313 ps read access time","author":"yabuuchi","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252504"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2607219"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667886"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013766"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560339"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2228398"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008851"},{"key":"ref4","first-page":"303","article-title":"Column-selection-enabled 8T SRAM array with ~1R\/1W multi-port operation for DVFS-enabled processors","author":"park","year":"2011","journal-title":"Proc ISLPED"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055314"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757414"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref2","first-page":"236","article-title":"A 28 nm 360 ps-access-time two-port SRAM with a time-sharing scheme to circumvent read disturbs","author":"ishii","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"156","article-title":"A 28nm high-k metal-gate single-chip communications processor with 1.5 GHz dual-core application processor and LTE\/HSPA+-capable baseband processor","author":"fujigaya","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409673"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573459"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658451"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08463584.pdf?arnumber=8463584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8463584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":21,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2864267","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}