{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T06:12:20Z","timestamp":1775196740016,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61604180"],"award-info":[{"award-number":["61604180"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006469","name":"Macao Science and Technology Development Fund","doi-asserted-by":"crossref","award":["117\/2016\/A3"],"award-info":[{"award-number":["117\/2016\/A3"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Research Grants of University of Macau","award":["MYRG2018-00113-AMSV"],"award-info":[{"award-number":["MYRG2018-00113-AMSV"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2865595","type":"journal-article","created":{"date-parts":[[2018,9,18]],"date-time":"2018-09-18T18:58:47Z","timestamp":1537297127000},"page":"2279-2289","source":"Crossref","is-referenced-by-count":8,"title":["Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6391-6257","authenticated-orcid":false,"given":"Guan Cheng","family":"Wang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9610-0641","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Seng-Pan","family":"U","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2442258"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330694"},{"key":"ref12","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"69","article-title":"A 10.4-ENOB 120 MS\/s SAR ADC with DAC linearity calibration in 90 nm CMOS","author":"zhu","year":"2013","journal-title":"Proc IEEE A-SSCC"},{"key":"ref14","first-page":"239","article-title":"A missing-code-detection gain error calibration achieving 63 dB SNR for an 11-bit ADC","author":"wang","year":"2017","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169854"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925373"},{"key":"ref17","first-page":"200","article-title":"A 1.5 mW 68 dB SNDR 80 Ms\/s \n$2\\times$\n interleaved pipelined SAR ADC in 28 nm CMOS","author":"van der goes","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844159"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649084"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2581177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679748"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2010.2081362"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052231"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08467341.pdf?arnumber=8467341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8467341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2865595","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}