{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T07:28:43Z","timestamp":1783150123846,"version":"3.54.6"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC STARnet centers, MARCO and DARPA"},{"name":"Innovative Project of Institute of Computing Technology, CAS","award":["5120186140"],"award-info":[{"award-number":["5120186140"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tvlsi.2018.2871119","type":"journal-article","created":{"date-parts":[[2018,10,4]],"date-time":"2018-10-04T19:25:29Z","timestamp":1538681129000},"page":"159-172","source":"Crossref","is-referenced-by-count":111,"title":["Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7337-1844","authenticated-orcid":false,"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7776-4306","authenticated-orcid":false,"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6636-9738","authenticated-orcid":false,"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"373","article-title":"MASC: Ultra-Low Energy Multiple-Access Single-Charge TCAM for Approximate Computing","author":"mohsen imani","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref38","first-page":"136","article-title":"A 256 b-wordlength ReRAM-based TCAM with 1 ns search-time and \n$14\\times$\n improvement in wordlength-energyefficiency-density product using 2.5T1R cell","author":"lin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref32","first-page":"5","article-title":"Landau-Khalatnikov simulations for ferroelectric switching in ferroelectric random access memory application","volume":"46","author":"song","year":"2005","journal-title":"J Korean Phys Soc"},{"key":"ref31","article-title":"Negative capacitance for ultra-low power computing","author":"khan","year":"2015"},{"key":"ref30","year":"2016","journal-title":"EE Times"},{"key":"ref37","first-page":"1","article-title":"A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1 ns search time","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM06"},{"key":"ref35","first-page":"44","article-title":"A \n$3.14~\\mu\\text{m}^{2}~4\\text{T}$\n-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2014.7021623"},{"key":"ref60","year":"2016","journal-title":"Computational Vision at Caltech"},{"key":"ref62","article-title":"Design rule manual for CMOS 40 nm","year":"2012"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2043389"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2748992"},{"key":"ref28","first-page":"1327","article-title":"Resistive configurable associative memory for approximate computing","author":"imani","year":"2016","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2290117"},{"key":"ref27","first-page":"1289","article-title":"Computing with ferroelectric FETs: Devices, models, systems, and applications","author":"aziz","year":"2018","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.116"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref20","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1Mtj cell","author":"lin","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref22","first-page":"1","article-title":"Low power negative capacitance FETs for future quantum-well body technology","author":"yeung","year":"2013","journal-title":"Proc IEEE Int Sym VLSI Tech Syst and Appl (VLSI-TSA)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/JXCDC.2015.2448414","article-title":"Sub-kT\/q switching in strong inversion in PbZr0.52Ti0.48O3 gated negative capacitance FETs","volume":"1","author":"dasgupta","year":"2015","journal-title":"IEEE J Explor Solid-State Comput Devices Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131532"},{"key":"ref26","first-page":"1","article-title":"Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits","author":"yin","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref25","first-page":"1444","article-title":"Design and benchmarking of ferroelectric FET based TCAM","author":"yin","year":"2017","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2559159"},{"key":"ref51","first-page":"1","article-title":"Hybrid STT-CMOS designs for reverse-engineering prevention","author":"winograd","year":"2016","journal-title":"Proc 53rd ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2565262"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1002\/0470113952"},{"key":"ref57","first-page":"1543","article-title":"DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches","author":"poremba","year":"2015","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref56","first-page":"1497","article-title":"Approximate associative memristive memory for energy-efficient GPUs","author":"rahimi","year":"2015","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1201\/9781420051759.ch3"},{"key":"ref54","first-page":"1544","article-title":"Using Emerging Technologies for Hardware Security Beyond PUFs","author":"an chen","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref53","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1145\/2902961.2903041","article-title":"Enhancing hardware security with emerging transistor technologies","author":"bi","year":"2016","journal-title":"Proc 26th Ed ACM Great Lakes Symp VLSI"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref10","article-title":"Adaptive step-size motion estimation based on statistical sum of absolute differences","author":"sun","year":"2000"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.6.1408"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838397"},{"key":"ref13","first-page":"6","article-title":"Sub-60 mV-swing negative-capacitance FinFET without hysteresis","author":"li","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998160"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref16","first-page":"5","article-title":"Prospects for ferroelectric HfZrOx FETs with experimentally CET = 0.98 nm, SSfor =42 mV\/dec, SSrev = 28 mV\/dec, switch-off <0.2 V, and hysteresis-free strategies","author":"lee","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1996.507792"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967060"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2015.376","article-title":"Energy-efficient abundant-data computing: The N3XT 1,000x","volume":"48","author":"aly","year":"2015","journal-title":"Computer"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2449554"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2434888"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2375071"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref48","author":"wanhammar","year":"1999","journal-title":"DSP Integrated Circuits"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/47\/4\/045001"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245911"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090704"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8595476\/08481585.pdf?arnumber=8481585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:55Z","timestamp":1657745635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8481585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":64,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2871119","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}