{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:07Z","timestamp":1740133267846,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1350451"],"award-info":[{"award-number":["CCF-1350451"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation Award","doi-asserted-by":"crossref","award":["CCF-1421988"],"award-info":[{"award-number":["CCF-1421988"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tvlsi.2018.2871381","type":"journal-article","created":{"date-parts":[[2018,11,9]],"date-time":"2018-11-09T22:54:44Z","timestamp":1541804084000},"page":"229-242","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1836-3614","authenticated-orcid":false,"given":"Longfei","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. Karen","family":"Khatamifard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Selcuk","family":"Kose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"98","article-title":"5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor","author":"toprak-deniz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9365-z"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2519446"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.802376"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165304"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766215"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740269"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751512"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237991"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643618"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.09.003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2237910"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2013.2242471"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360400"},{"key":"ref14","first-page":"73","article-title":"A reliable digitally synthesizable linear drop-out regulator design for 14 nm SoC","author":"patra","year":"2015","journal-title":"Proc IEEE INISTA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2742944"},{"key":"ref16","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-\n$\\mu$\n A quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE CICC"},{"key":"ref17","first-page":"803","article-title":"Mitigation of NBTI induced performance degradation in on-chip digital LDOs","author":"wang","year":"2018","journal-title":"Proc DATE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591524"},{"key":"ref19","first-page":"96","article-title":"5.1 POWER8: A 12-core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0445-3","author":"cao","year":"2011","journal-title":"Predictive Technology Model for Robust Nanoelectronic Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917729"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2519385"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2016.7905421"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2299713"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080250"},{"key":"ref7","first-page":"1","article-title":"On the efficacy of NBTI mitigation techniques","author":"chan","year":"2011","journal-title":"Proc DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.1109\/TCAD.2014.2334331","article-title":"BTI-aware sleep transistor sizing algorithm for reliable power gating designs","volume":"33","author":"wu","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372564"},{"key":"ref46","first-page":"275","article-title":"A digitally controlled linear regulator for per-core wide-range DVFS of atom cores in 14 nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming","author":"muthukaruppan","year":"2017","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref22","first-page":"259","article-title":"Analysis of power management strategies for a large-scale SoC platform in 65 nm technology","author":"marongiu","year":"2008","journal-title":"Proc 10th Euromicro Conf Digital Syst Design Archit Methods Tools"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593231"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2015.7104377"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358553"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2699644"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123569"},{"journal-title":"A Model Study of an All-Digital Discrete-Time and Embedded Linear Regulator","year":"2015","author":"nasir","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2534778"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8595476\/8528543-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8595476\/08528543.pdf?arnumber=8528543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:56Z","timestamp":1657745636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8528543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":48,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2871381","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}