{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:10:08Z","timestamp":1781885408939,"version":"3.54.5"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tvlsi.2018.2875934","type":"journal-article","created":{"date-parts":[[2018,11,6]],"date-time":"2018-11-06T01:53:22Z","timestamp":1541469202000},"page":"126-137","source":"Crossref","is-referenced-by-count":48,"title":["An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With <inline-formula> \n                     <tex-math notation=\"LaTeX\">$0.175~\\mu$ <\/tex-math>\n                  <\/inline-formula>W\/Channel in 65-nm CMOS"],"prefix":"10.1109","volume":"27","author":[{"given":"Anh Tuan","family":"Do","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9156-3751","authenticated-orcid":false,"given":"Seyed Mohammad Ali","family":"Zeinolabedin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0395-8076","authenticated-orcid":false,"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2017.2697415"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1162\/089976604774201631"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.941880"},{"key":"ref13","first-page":"32","article-title":"A 128-channel spike sorting processor featuring 0.175 \n$\\mu\\text{W}$\n and 0.0033 mm2 per channel in 65-nm CMOS","author":"zeinolabedin","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2004.826683"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865654"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/10.661266"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2010.2051683"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2008.4650340"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1152\/jn.2000.84.1.401"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023159"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1038\/nature04968","article-title":"A high-performance brain–computer interface","volume":"442","author":"santhanam","year":"2006","journal-title":"Nature"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239096"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2007.908429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2264616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2116410"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2009.2021607"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2012.2211036"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2679032"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.jneumeth.2005.12.033"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2540799"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.jneumeth.2011.10.013"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"232","DOI":"10.1038\/nature24636","article-title":"Fully integrated silicon probes for high-density recording of neural activity","volume":"551","author":"jun","year":"2017","journal-title":"Nature"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/nn.3905"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8595476\/08519756.pdf?arnumber=8519756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:55Z","timestamp":1657745635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8519756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2875934","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}