{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:08Z","timestamp":1740133268441,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003151","name":"Fonds de Recherche du Qu\u00e9bec - Nature et Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003151","id-type":"DOI","asserted-by":"publisher"}]},{"name":"PROMPT"},{"DOI":"10.13039\/501100004489","name":"Mitacs","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004489","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Gestion TechnoCap Inc"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tvlsi.2018.2876458","type":"journal-article","created":{"date-parts":[[2018,11,9]],"date-time":"2018-11-09T22:54:44Z","timestamp":1541804084000},"page":"304-315","source":"Crossref","is-referenced-by-count":0,"title":["A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8284-1908","authenticated-orcid":false,"given":"Nicolas","family":"Laflamme-Mayer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilbert","family":"Kowarzyk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Blaquiere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3404-9959","authenticated-orcid":false,"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4137-7272","authenticated-orcid":false,"given":"Mohamad","family":"Sawan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117956"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168651"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862342"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170639"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2230587"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.1182"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519083"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122205"},{"key":"ref19","first-page":"294","author":"baker","year":"2005","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2008.4606393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2223247"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048139"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856282"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217635"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2538019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2010.2047527"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/B978-075067841-4\/50021-X"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204843"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2172713"},{"article-title":"Bruit d’alimentation et couplage par le substrat dans les circuits mixtes","year":"2006","author":"valorge","key":"ref23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164302"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8628286\/08528858.pdf?arnumber=8528858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:29Z","timestamp":1657746509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8528858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":25,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2876458","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}