{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T01:35:54Z","timestamp":1775266554831,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004316","name":"International Business Machines Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004316","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tvlsi.2018.2876917","type":"journal-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T14:44:54Z","timestamp":1541688294000},"page":"376-386","source":"Crossref","is-referenced-by-count":9,"title":["A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1109-0836","authenticated-orcid":false,"given":"Shivani","family":"Bathla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul M.","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9258-7317","authenticated-orcid":false,"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"324","article-title":"Using negative edge triggered FFs to reduce glitching power in FPGA circuits","author":"czajkowski","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Autom Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.845895"},{"key":"ref12","first-page":"2126","article-title":"Glitch elimination by gate freezing, gate sizing and buffer insertion for low power optimization circuit","volume":"3","author":"lee","year":"2004","journal-title":"Proc IEEE Ind Electron Soc Annu Conf (IECON)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127744"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856054"},{"key":"ref15","author":"fi\u0161er","year":"2016","journal-title":"Collection of Digital Design Benchmarks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010343"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085070"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568075"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027567"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/ICCAD.1994.629783","article-title":"Switching activity analysis considering spatioternporal correlations","author":"marculescu","year":"1994","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482456"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"ref9","first-page":"335","article-title":"Flip-flop insertion with shifted-phase clocks for FPGA power reduction","author":"lim","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8628286\/08527681.pdf?arnumber=8527681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T00:32:54Z","timestamp":1775262774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8527681\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2876917","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}