{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:17:06Z","timestamp":1775067426271,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002573","name":"Yonsei University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002573","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tvlsi.2018.2877147","type":"journal-article","created":{"date-parts":[[2018,11,27]],"date-time":"2018-11-27T19:56:23Z","timestamp":1543348583000},"page":"387-397","source":"Crossref","is-referenced-by-count":28,"title":["A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4179-7680","authenticated-orcid":false,"given":"Sara","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6101-5386","authenticated-orcid":false,"given":"Hong Keun","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byung Kyu","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Pill","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4270-9918","authenticated-orcid":false,"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Hierarchical error correction for large memories","author":"ramaraju","year":"2014"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2009.2031171"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"ref32","author":"peterson","year":"1972","journal-title":"Error-Correcting Codes"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RED.2016.7779358"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674841"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178130"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CSNT.2015.23"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406921"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0145"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488861"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.118"},{"key":"ref12","first-page":"762","article-title":"Sliding basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache","author":"wang","year":"2016","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2029144"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986060"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288201"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"ref18","first-page":"141","article-title":"BCH codes","author":"lin","year":"2004","journal-title":"Error Control Coding Fundamentals and Applications"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503221"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.830620"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849370"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500194"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858403"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165062"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7493571"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2012.11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2536026"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547745"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894354"},{"key":"ref9","first-page":"1","article-title":"Improving STT-MRAM density through multibit error correction","author":"del bel","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603698"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150290"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1976.1055530"},{"key":"ref21","first-page":"106","article-title":"Challenges for high-density 16 Gb ReRAM with 27 nm technology","author":"sills","year":"2015","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","author":"wicker","year":"1995","journal-title":"Error Control Systems for Digital Communication and Storage"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF02824094"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850125"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8628286\/08548588.pdf?arnumber=8548588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:29Z","timestamp":1657746509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8548588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2877147","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}