{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T16:21:59Z","timestamp":1781022119476,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tvlsi.2018.2877438","type":"journal-article","created":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T19:56:03Z","timestamp":1542138963000},"page":"364-375","source":"Crossref","is-referenced-by-count":59,"title":["Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2759-7957","authenticated-orcid":false,"given":"Mohammad A.","family":"Usmani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1473-510X","authenticated-orcid":false,"given":"Shahrzad","family":"Keshavarz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Matthews","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7050-6184","authenticated-orcid":false,"given":"Lesley","family":"Shannon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Russel","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2052-9820","authenticated-orcid":false,"given":"Daniel E.","family":"Holcomb","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"73","article-title":"An accurate probabilistic reliability model for silicon PUFs","author":"maes","year":"2013","journal-title":"Proc 12th Int Conf Cryptograph Hardw Embedded Syst"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03647-7_11"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.24"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577307"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855566"},{"key":"ref30","first-page":"601","article-title":"Hiding secrecy leakage in leaky helper data","author":"hiller","year":"2017","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/37.1-2.17"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1616-8"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203760"},{"key":"ref16","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.77"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927384"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref28","first-page":"412","article-title":"Efficient fuzzy extraction of PUF-induced secrets: Theory and applications","author":"delvaux","year":"2016","journal-title":"Proc IEEE Int Conf Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419927"},{"key":"ref27","first-page":"106","article-title":"Universal classes of hash functions","author":"carter","year":"1977","journal-title":"Proc 9th Annual ACM Symp on Theory of Computing"},{"key":"ref3","year":"2018","journal-title":"Stratix 10 Device Data Sheet"},{"key":"ref6","year":"2016","journal-title":"Product Brief AES-XTS Cores for FPGA"},{"key":"ref29","first-page":"517","article-title":"Secure key generation from biased PUFs","author":"maes","year":"2015","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MINES.2011.82"},{"key":"ref8","first-page":"311","article-title":"Offline hardware\/software authentication for reconfigurable platforms","author":"simpson","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems—CHES"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref2","year":"2013","journal-title":"Introduction to Implementing Design Security With Microsemi SmartFusion2 and IGLOO2 FPGAs"},{"key":"ref9","first-page":"1","article-title":"System-level security for network processors with hardware monitors","author":"hu","year":"2014","journal-title":"Proc IEEE\/ACM Design Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855586"},{"key":"ref22","first-page":"1","article-title":"Intrinsic PUFs from flip-flops on reconfigurable devices","volume":"17","author":"maes","year":"2008","journal-title":"Proc 3rd Benelux Workshop Inf Syst Secur"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2836154"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861328"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1007\/978-3-642-12133-3_37","article-title":"An analysis of delay based PUF implementations on FPGA","author":"morozov","year":"2010","journal-title":"Reconfigurable Computing Architectures Tools and Applications"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1145\/319709.319714","article-title":"A fuzzy commitment scheme","author":"juels","year":"1999","journal-title":"Proc ACM Conf Comput Commun Secur"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1137\/060651380"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8628286\/8533400-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8628286\/08533400.pdf?arnumber=8533400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,7]],"date-time":"2023-09-07T01:50:14Z","timestamp":1694051414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2877438","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}