{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T09:38:59Z","timestamp":1782293939947,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1652474"],"award-info":[{"award-number":["1652474"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/tvlsi.2018.2879878","type":"journal-article","created":{"date-parts":[[2018,11,28]],"date-time":"2018-11-28T20:11:46Z","timestamp":1543435906000},"page":"665-678","source":"Crossref","is-referenced-by-count":39,"title":["Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense"],"prefix":"10.1109","volume":"27","author":[{"given":"Zhiming","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Laurent","family":"Njilla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Charles A.","family":"Kamhoua","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7232-8529","authenticated-orcid":false,"given":"Qiaoyan","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2663474.2663479"},{"key":"ref30","year":"2018","journal-title":"Moving Target Defense"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383907"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247460"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357320"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140235"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2400413"},{"key":"ref16","first-page":"611","article-title":"MUTARCH: Architectural diversity for FPGA device and IP security","author":"karam","year":"2017","journal-title":"Proc ASPDAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035343"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591520"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2014.6883404"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2131133"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559052"},{"key":"ref3","first-page":"1","article-title":"FPGA-oriented security","author":"majzoobi","year":"2012","journal-title":"Introduction to Hardware Security and Trust"},{"key":"ref6","first-page":"5","article-title":"Trusted design in FPGAs","author":"trimberger","year":"2007","journal-title":"Proc DAC"},{"key":"ref29","first-page":"8","article-title":"Command and control of proactive defense","volume":"4","author":"last","year":"2015","journal-title":"J Cyber Sec Info Sys"},{"key":"ref5","first-page":"291","article-title":"FPGA viruses","author":"had\u017ei?","year":"1999","journal-title":"Proc Int Workshop FPL"},{"key":"ref8","first-page":"34:1","article-title":"Physical security evaluation of the bitstream encryption mechanism of altera stratix II and stratix III FPGAs","volume":"7","author":"swierczynski","year":"2014","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"ref7","first-page":"23","article-title":"Breakthrough silicon scanning discovers backdoor in military chip","author":"skorobogatov","year":"2012","journal-title":"Proc CHES"},{"key":"ref2","year":"2018","journal-title":"Security for Volatile FPGAs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2584052"},{"key":"ref1","year":"2018","journal-title":"FPGA Market Size Set to Exceed USD 9 98 Billion by 2022 With Over 8 4% CAGR from 2015 to 2022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2406791"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238102"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref25","year":"2018","journal-title":"SoC FPGA Hardware Security Requirements and Roadmap"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8649697\/8551286-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8649697\/08551286.pdf?arnumber=8551286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:10:23Z","timestamp":1657746623000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8551286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2879878","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}