{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T15:32:58Z","timestamp":1775143978075,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tvlsi.2018.2883730","type":"journal-article","created":{"date-parts":[[2019,1,11]],"date-time":"2019-01-11T14:58:32Z","timestamp":1547218712000},"page":"978-982","source":"Crossref","is-referenced-by-count":23,"title":["A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"given":"Hyeongjun","family":"Ko","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]},{"given":"Jihwan","family":"Park","sequence":"additional","affiliation":[{"name":"SK hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20180331"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350995"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394486"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433531"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977479"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009159"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2597847"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051478"},{"key":"ref19","first-page":"411","article-title":"0.11-2.5 GHz all-digital DLL for mobile memory interface with phase sampling window adaptation to reduce jitter accumulation","volume":"17","author":"chae","year":"2017","journal-title":"J Semicond Technol Sci"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746672"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409987"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2569441"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2614695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310287"},{"key":"ref2","article-title":"A 12.8Gb\/s quarter-rate transmitter using a 4:1 overlapped multiplexing driver combined with an adaptive clock phase aligner","author":"chae","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737945"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8672976\/08610228.pdf?arnumber=8610228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:10:13Z","timestamp":1755911413000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8610228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2883730","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}