{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T16:21:37Z","timestamp":1792513297198,"version":"4.5.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1526405"],"award-info":[{"award-number":["1526405"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tvlsi.2018.2884742","type":"journal-article","created":{"date-parts":[[2018,12,25]],"date-time":"2018-12-25T19:41:36Z","timestamp":1545766896000},"page":"913-926","source":"Crossref","is-referenced-by-count":33,"title":["Black-Hat High-Level Synthesis: Myth or Reality?"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9315-1788","authenticated-orcid":false,"given":"Christian","family":"Pilato","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6385-0780","authenticated-orcid":false,"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7989-5617","authenticated-orcid":false,"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763307"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/358198.358210"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837435"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495568"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0068-0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"ref36","first-page":"1","article-title":"Hardware Trojans hidden in RTL don’t cares—Automated insertion and prevention methodologies","author":"fern","year":"2015","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2428707"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357111"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2824121"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"ref14","first-page":"121","article-title":"A unified formal model of ISA and FSMD","author":"zhu","year":"1999","journal-title":"Proc IEEE Workshop Hardw \/Softw Codes (CODES)"},{"key":"ref15","first-page":"119","article-title":"Design and implementation of Tree SSA","author":"novillo","year":"2004","journal-title":"Proc GCC Developers Summit"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(94)90011-6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref18","first-page":"435","article-title":"System-level optimization of accelerator local memory for heterogeneous systems-on-chip","volume":"36","author":"pilato","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897992"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.145"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38348-9_23"},{"key":"ref3","first-page":"55:1","article-title":"Trojans in early design steps—An emerging threat","author":"polian","year":"2016","journal-title":"Proc Conf Trustworthy Manuf Utilization Secure Devices (TRUDEVICE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"ref5","author":"hadhazy","year":"2016","journal-title":"Here’s the truth about the ‘planned obsolescence’ of tech"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2774800"},{"key":"ref7","year":"2017","journal-title":"Vivado Design Suite User Guide—Designing With IP (UG896)"},{"key":"ref2","author":"hurtarte","year":"2007","journal-title":"Understanding Fabless IC Technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref1","first-page":"5","author":"heck","year":"2011","journal-title":"Creating Value in the Semiconductor Industry"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.55"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630033"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2016.7748268"},{"key":"ref24","year":"2001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1007\/978-3-540-68914-0_8","article-title":"Attacking reduced round SHA-256","author":"sanadhya","year":"2008","journal-title":"Applied Cryptography and Network Security"},{"key":"ref25","year":"2012"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8672976\/8588362-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8672976\/08588362.pdf?arnumber=8588362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:49:20Z","timestamp":1657745360000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8588362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":39,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2884742","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}