{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T05:44:00Z","timestamp":1780465440035,"version":"3.54.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1527324"],"award-info":[{"award-number":["CCF-1527324"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1816361"],"award-info":[{"award-number":["CCF-1816361"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-16-2-0009"],"award-info":[{"award-number":["HR0011-16-2-0009"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NRF","award":["2015R1A2A1A09005694"],"award-info":[{"award-number":["2015R1A2A1A09005694"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tvlsi.2018.2889079","type":"journal-article","created":{"date-parts":[[2019,1,16]],"date-time":"2019-01-16T20:01:30Z","timestamp":1547668890000},"page":"940-953","source":"Crossref","is-referenced-by-count":11,"title":["EM-Aware and Lifetime-Constrained Optimization for Multisegment Power Grid Networks"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9097-4567","authenticated-orcid":false,"given":"Han","family":"Zhou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7465-1824","authenticated-orcid":false,"given":"Zeyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7474-3366","authenticated-orcid":false,"given":"Sheriff","family":"Sadiqbatcha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3288-8174","authenticated-orcid":false,"given":"Naehyuck","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2119-6869","authenticated-orcid":false,"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781236"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927272"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523898"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2666723"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2016.7520752"},{"key":"ref37","author":"bazaraa","year":"2013","journal-title":"Nonlinear Programming Theory and Algorithms"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297392"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1063\/1.354839"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1063\/1.54635"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74530"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74529"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819429"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807883"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842802"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2013.08.013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2524540"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.59926"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.1330547"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.08.009"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.322842"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/0471660302"},{"key":"ref27","article-title":"Effects of scaling and grain structure on electromigration reliability of cu interconnects","author":"zhang","year":"2010"},{"key":"ref3","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref6","year":"2015","journal-title":"International Technology Roadmap for Semiconductors (ITRS) Interconnect 2015 Edition"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.354073"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251190"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1987.1086084"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483978"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.3949"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967083"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801221"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203775"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-73558-0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2800707"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315327"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.11.017"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8672976\/8613813-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8672976\/08613813.pdf?arnumber=8613813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:22Z","timestamp":1657746862000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8613813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":38,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2889079","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}