{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T17:48:09Z","timestamp":1778262489941,"version":"3.51.4"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tvlsi.2018.2889833","type":"journal-article","created":{"date-parts":[[2019,1,25]],"date-time":"2019-01-25T20:30:35Z","timestamp":1548448235000},"page":"1138-1147","source":"Crossref","is-referenced-by-count":64,"title":["Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures"],"prefix":"10.1109","volume":"27","author":[{"given":"hareesh-reddy","family":"basireddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthikeya","family":"challa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1724-3503","authenticated-orcid":false,"given":"Tooraj","family":"Nikoubin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/264390"},{"key":"ref11","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783333"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSCE.2015.7482151"},{"key":"ref14","first-page":"44","article-title":"Design and implementation of a 1-bit FinFET full adder cell for ALU in subthreshold region","author":"tahrim","year":"2014","journal-title":"Proc IEEE Int Conf Semicond Electron (ICSE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2014.6968530"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICRTIT.2013.6844271"},{"key":"ref17","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.0893"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2834511"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393717"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2540071"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295280"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1099"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8698469\/08626142.pdf?arnumber=8626142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:45Z","timestamp":1657745265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8626142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":17,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2889833","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}