{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T08:30:45Z","timestamp":1762504245758,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tvlsi.2019.2893943","type":"journal-article","created":{"date-parts":[[2019,2,11]],"date-time":"2019-02-11T19:37:06Z","timestamp":1549913826000},"page":"1105-1113","source":"Crossref","is-referenced-by-count":15,"title":["A Monolithic Voltage-Scalable Fibonacci Switched-Capacitor DC\u2013DC Converter With Intrinsic Parasitic Charge Recycling"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3400-466X","authenticated-orcid":false,"given":"Yaqub","family":"Mahnashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang Z.","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Digital Design","year":"2002","author":"mano","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465853"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658485"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342378"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2362971"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2684818"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2173967"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2545709"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2015.7236477"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2802040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418712"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2621105"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2553152"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2529501"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4187-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2679106"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-pel.2013.0901"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2273674"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528478"},{"key":"ref28","volume":"1","author":"baker","year":"2008","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2235084"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2586117"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.904156"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2230339"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2017.8013412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2607800"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/b100747"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050066"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2014.6877113"},{"year":"2017","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.21236\/ADA538398"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2548489"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046958"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915182"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el:20081687"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285692"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8698469\/08638812.pdf?arnumber=8638812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:45Z","timestamp":1657745265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8638812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":37,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2893943","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}