{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:27Z","timestamp":1759147167529,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"EPSRC Grant","award":["EP\/L000563\/1"],"award-info":[{"award-number":["EP\/L000563\/1"]}]},{"name":"PRiME Programme Grant","award":["EP\/K034448\/1"],"award-info":[{"award-number":["EP\/K034448\/1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2896776","type":"journal-article","created":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T20:34:02Z","timestamp":1550694842000},"page":"1404-1415","source":"Crossref","is-referenced-by-count":26,"title":["Predictive Thermal Management for Energy-Efficient Execution of Concurrent Applications on Heterogeneous Multicores"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4014-5891","authenticated-orcid":false,"given":"Eduardo Weber","family":"Wachter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cedric","family":"de Bellefroid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9755-1041","authenticated-orcid":false,"given":"Karunakar Reddy","family":"Basireddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2056-0569","authenticated-orcid":false,"given":"Amit Kumar","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4980-3894","authenticated-orcid":false,"given":"Geoff","family":"Merrett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968459"},{"key":"ref31","first-page":"531","article-title":"Workload-Aware Power Optimization Strategy for Asymmetric Multiprocessors","author":"e del sozzo","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2419655"},{"key":"ref37","first-page":"3321","article-title":"Multicore thermal management using approximate explicit model predictive control","author":"zanini","year":"2010","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"journal-title":"The Linux Governors","year":"2017","key":"ref36"},{"key":"ref35","first-page":"215","article-title":"The ondemand governor","volume":"2","author":"pallipadi","year":"2006","journal-title":"Proc Linux Symp"},{"key":"ref34","first-page":"208","article-title":"Power-aware task scheduling for big. LITTLE mobile processor","author":"yu","year":"2013","journal-title":"Proc Int SoC Design Conf (ISOCC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898031"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026357"},{"journal-title":"System Identification Theory for the User","year":"1999","author":"ljung","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162348"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1036"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2770163"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753277"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564969"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3126567"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337184"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364540"},{"key":"ref27","first-page":"51","article-title":"Coordinated power-performance optimization in manycores","author":"sasaki","year":"2013","journal-title":"Proc 22nd Int Conf Parallel Archit Compilation Techn (PACT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347594"},{"journal-title":"Exynos octa 5422","year":"2016","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2834120"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1109\/TMSCS.2017.2755619","article-title":"Inter-cluster thread-to-core mapping and DVFS on heterogeneous multi-cores","volume":"4","author":"basireddy","year":"2018","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593151"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2710317"},{"key":"ref9","first-page":"1","article-title":"ITMD: Run-time management of concurrent multi-threaded applications on heterogeneous multi-cores","author":"basireddy","year":"2017","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2591798"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581668"},{"key":"ref22","first-page":"1","article-title":"Power-performance adaptation in Intel core i7","author":"spiliopoulos","year":"2011","journal-title":"Proc 2nd Workshop Comput Archit Oper Syst Co-Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1117\/12.590806"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2017.1492"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2392616.2392618"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481867"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08645825.pdf?arnumber=8645825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:29Z","timestamp":1657746509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":37,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2896776","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}