{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T06:26:40Z","timestamp":1774420000199,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MOE Tier 2","award":["MOE2016-T2-1-123"],"award-info":[{"award-number":["MOE2016-T2-1-123"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704043"],"award-info":[{"award-number":["61704043"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2898258","type":"journal-article","created":{"date-parts":[[2019,2,27]],"date-time":"2019-02-27T20:41:28Z","timestamp":1551300088000},"page":"1378-1389","source":"Crossref","is-referenced-by-count":6,"title":["A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional-$N$  Frequency Synthesis"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1587-3096","authenticated-orcid":false,"given":"Xu","family":"Meng","sequence":"first","affiliation":[]},{"given":"Lianhong","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Fujiang","family":"Lin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5696-8403","authenticated-orcid":false,"given":"Chun-Huat","family":"Heng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65 nm CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341292"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282620"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2017.7969029"},{"key":"ref10","first-page":"1","article-title":"390–640 MHz tunable oscillator based on phase interpolation with ?120 dBc\/Hz in-band noise","volume":"2015","author":"meng","year":"0","journal-title":"IEEE Custom Integr Circuits Conf Dig Tech Papers"},{"key":"ref11","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter-based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","first-page":"88","article-title":"A 2.9-to-4.0 GHz fractional-N digital PLL with band-bang phase detector and 560 fsrms integrated jitter at 4.5 mW","author":"tasca","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref16","first-page":"1","article-title":"Nonlinearity cancellation in digital PLLs","author":"levantino","year":"2013","journal-title":"IEEE Custom Integr Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref18","first-page":"450","article-title":"A 110 pJ\/b multichannel FSK\/GMSK\/QPSK\/p\/4-DQPSK transmitter with phase-interpolated dual-injection DLL-based synthesizer employing hybrid FIR","author":"cheng","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020231"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref27","first-page":"344","article-title":"A 14.2 mW 2.55-to-3 GHz cascaded PLL with reference injection, 800 MHz delta-sigma modulator and 255fsrmsintegrated jitter in \n$0.13~\\mu\\text{m}$\n CMOS \n$\\mu\\text{m}$\n CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"1","article-title":"A 17 pJ\/bit 915 MHz 8 PSK\/O-QPSK transmitter for high data rate biomedical applications","author":"izad","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"450","article-title":"A 2.4 GHz 4 mW inductorless RF synthesizer","author":"kong","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2354650"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2012.2203302"},{"key":"ref7","first-page":"362","article-title":"A 2.3 GHz fractional-N dividerless phase-locked loop with ?112 dBc\/Hz in-band phase noise","author":"huang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref9","first-page":"360","article-title":"A 1.7 GHz MDLL-based fractional-N frequency synthesizer with 1.4 ps RMS integrated jitter and 3mW power using a 1b TDC","author":"marucci","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"392","article-title":"A 2.2 GHz 7.6 mW sub-sampling PLL with ?126 dBc in-band phase noise and 0.15 psrms jitter in \n$0.18~\\mu\\text{m}$\n CMOS","author":"gao","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.918166"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831802"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055308"},{"key":"ref24","first-page":"252","article-title":"A 0.048 mm2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique","author":"deng","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2650407"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811872"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08654011.pdf?arnumber=8654011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:30Z","timestamp":1657746510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8654011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":34,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2898258","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}