{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:12Z","timestamp":1740133272294,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2018R1A2B2005277"],"award-info":[{"award-number":["2018R1A2B2005277"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2899894","type":"journal-article","created":{"date-parts":[[2019,3,7]],"date-time":"2019-03-07T20:15:31Z","timestamp":1551989731000},"page":"1465-1469","source":"Crossref","is-referenced-by-count":10,"title":["A Restore-Free Mode for MLC STT-RAM Caches"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7297-972X","authenticated-orcid":false,"given":"Muhammad Avais","family":"Qureshi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3695-8216","authenticated-orcid":false,"given":"Hyeonggyu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5106-8409","authenticated-orcid":false,"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2228360.2228521"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICCAD.2013.6691153"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3143314.3078547"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1063\/1.3049617"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/VLSIT.2010.5556126"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICCD.2014.6974672"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2016.2620168"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TC.2016.2557326"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TC.2016.2625245"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2744769.2744908"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2429384.2429498"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCD.2014.6974666"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TC.2014.2366743"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TC.2015.2513771"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2897937.2898106"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08662786.pdf?arnumber=8662786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:30Z","timestamp":1657746510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2899894","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}