{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:42Z","timestamp":1774964502999,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2016R1A2B4015329"],"award-info":[{"award-number":["NRF-2016R1A2B4015329"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2015M3D1A1070465"],"award-info":[{"award-number":["NRF-2015M3D1A1070465"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Science and ICT, South Korea, through the Information Technology Research Center support Program"},{"DOI":"10.13039\/501100010418","name":"Institute for Information and communications Technology Promotion","doi-asserted-by":"publisher","award":["IITP-2018-0-01433"],"award-info":[{"award-number":["IITP-2018-0-01433"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2901291","type":"journal-article","created":{"date-parts":[[2019,3,16]],"date-time":"2019-03-16T01:32:02Z","timestamp":1552699922000},"page":"1343-1352","source":"Crossref","is-referenced-by-count":15,"title":["Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM"],"prefix":"10.1109","volume":"27","author":[{"given":"Gyuseong","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-0024","authenticated-orcid":false,"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.4866186"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2454241"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1126\/science.1218197","article-title":"Spin-torque switching with the giant spin Hall effect of tantalum","volume":"336","author":"liu","year":"2012","journal-title":"Science"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753947"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203785"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2578959"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903022"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822841"},{"key":"ref17","first-page":"81","article-title":"SOT-MRAM 300 MM integration for low power and ultrafast embedded memories","author":"garello","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2762699"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338407"},{"key":"ref4","first-page":"482","article-title":"A 28 nm 32 Kb embedded 2T2 MTJ STT-MRAM macro with 1.3 ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"ref3","first-page":"396","article-title":"23.5 A 4 Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture","author":"rho","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468971"},{"key":"ref5","first-page":"480","article-title":"A 1 Mb 28 nm STT-MRAM with 2.8 ns read access time at 1.2V VDD using single-cap offset-cancelled sense amplifier and in-situ self-write-termination","author":"dong","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2198825"},{"key":"ref7","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2497558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2242257"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2391185"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2291222"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref24","year":"2018","journal-title":"The SPEC CPU 2006 Benchmark Suite"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2367130"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08667706.pdf?arnumber=8667706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:30Z","timestamp":1657746510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2901291","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}