{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T08:28:20Z","timestamp":1768465700191,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tvlsi.2019.2902215","type":"journal-article","created":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T18:49:26Z","timestamp":1552589366000},"page":"1537-1547","source":"Crossref","is-referenced-by-count":10,"title":["Low Leakage Clock Tree With Dual-Threshold- Voltage Split Input\u2013Output Repeaters"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0519-8701","authenticated-orcid":false,"given":"Anil","family":"Kumar Gundu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volkan","family":"Kursun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126608004824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378194"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"},{"key":"ref13","article-title":"Leakage issues in IC design: Trends, estimation and avoidance","volume":"1","author":"narendra","year":"2003","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3110714"},{"key":"ref16","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419835"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304661"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164080"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.02.006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2104982"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010549"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/0470033371"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.04.001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.03.011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"ref9","author":"salman","year":"2012","journal-title":"High Performance Integrated Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2073724"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1998.708195"},{"key":"ref21","first-page":"2932","article-title":"2-Phase high-frequency clock distribution with SPLIT-IO dual-Vt repeaters for suppressed leakage currents","author":"zhu","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511123"},{"key":"ref23","first-page":"6244","article-title":"Floorplanning with clock tree estimation","author":"lee","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.02.003"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2018.2826006"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8746725\/08667421.pdf?arnumber=8667421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:56Z","timestamp":1657745636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":27,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2902215","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}