{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:12Z","timestamp":1740133272714,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Fonds de Recherche de Quebec"},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSERC Strategic Partnership Grant program;"},{"DOI":"10.13039\/501100002914","name":"Concordia University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002914","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Regroupement Strat\u00e9gique en Microsyst\u00e8mes du Qu\u00e9bec"},{"DOI":"10.13039\/100008676","name":"Canadian Microelectronics Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tvlsi.2019.2902503","type":"journal-article","created":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T20:27:50Z","timestamp":1553027270000},"page":"1548-1560","source":"Crossref","is-referenced-by-count":3,"title":["Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3910-7070","authenticated-orcid":false,"given":"Christopher","family":"Williams","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2179-2062","authenticated-orcid":false,"given":"Diaaeldin","family":"Abdelrahman","sequence":"additional","affiliation":[]},{"given":"Xiangdong","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Abdullah Ibn","family":"Abbas","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6238-5346","authenticated-orcid":false,"given":"Odile","family":"Liboiron-Ladouceur","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0889-6633","authenticated-orcid":false,"given":"Glenn E. R.","family":"Cowan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512713"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2764122"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177072"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022917"},{"key":"ref10","first-page":"1","article-title":"A 4-to-11 GHz injection-locked quarter-rate clocking for an adaptive 153 fJ\/b optical receiver in 28 nm FDSOI CMOS","author":"raj","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"1","article-title":"40 Gbps optical receiver based on germanium waveguide photodetector hybrid-integrated with 90 nm CMOS amplifier","author":"pan","year":"2012","journal-title":"Proc Conf Lasers Electro-Opt (CLEO)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619763"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECOC.2017.8346128"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2013.2290804"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.yofte.2016.07.011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2016.W4F.1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1364\/ACPC.2015.AM1B.1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2016.2553456"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/Group4.2015.7305974"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.90034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.010376"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2788799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2012.6324162"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2017.2714862"},{"key":"ref29","first-page":"9","article-title":"An 8 Gb\/s 0.75 mW\/Gb\/s injection-locked receiver with constant jitter tracking bandwidth and accurate quadrature clock generation in 40 nm CMOS","author":"chen","year":"2015","journal-title":"Proc IEEE Int Conf Electronics Circuits Syst (ICECS)"},{"journal-title":"Theory of Dielectric Optical Waveguides","year":"1991","author":"marcuse","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2249812"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature16454"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582858"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313852"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/50.762889"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2016.W2A.22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864119"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2476015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781316084168"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2322868"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/982314"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8746725\/08671486.pdf?arnumber=8671486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:49:18Z","timestamp":1657745358000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8671486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":36,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2902503","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}