{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T13:06:43Z","timestamp":1747919203427,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2712.022"],"award-info":[{"award-number":["2712.022"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2903807","type":"journal-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T19:27:47Z","timestamp":1554406067000},"page":"1253-1261","source":"Crossref","is-referenced-by-count":6,"title":["An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2388-0453","authenticated-orcid":false,"given":"Ahish","family":"Shylendra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit Ranjan","family":"Trivedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"year":"2018","key":"ref11"},{"journal-title":"Analog Design for CMOS VLSI Systems","year":"2001","author":"maloberti","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2379613"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"year":"2018","key":"ref15"},{"key":"ref16","first-page":"106","article-title":"Capacitance variation under electrical stress of SiOCH low-k dielectrics for the advanced 45 nm technology node and beyond","author":"vilmay","year":"2009","journal-title":"Proc IEEE Int Integr Rel Workshop Final Rep"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1143","DOI":"10.1109\/TCAD.2015.2424955","article-title":"A low-power hybrid RO PUF with improved thermal stability for lightweight applications","volume":"34","author":"cao","year":"2015","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840855"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326556"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297289"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537824"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218608"},{"journal-title":"TCAD Sentaurus Manual","year":"2017","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.837375"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2555238"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08681615.pdf?arnumber=8681615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:29Z","timestamp":1657746509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2903807","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}