{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:16:15Z","timestamp":1759133775769,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006280","name":"Ministerio de Ciencia y Tecnolog\u00eda","doi-asserted-by":"publisher","award":["TEC2016-80339-R"],"award-info":[{"award-number":["TEC2016-80339-R"]}],"id":[{"id":"10.13039\/501100006280","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008433","name":"Consejer\u00eda de Educaci\u00f3n, Juventud y Deporte, Comunidad de Madrid","doi-asserted-by":"publisher","award":["P2018\/TCS-4496"],"award-info":[{"award-number":["P2018\/TCS-4496"]}],"id":[{"id":"10.13039\/501100008433","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tvlsi.2019.2903980","type":"journal-article","created":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T18:56:49Z","timestamp":1553885809000},"page":"1952-1956","source":"Crossref","is-referenced-by-count":29,"title":["PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4770-4967","authenticated-orcid":false,"given":"Anees","family":"Ullah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3626-6404","authenticated-orcid":false,"given":"Salvatore","family":"Pontarelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2636294"},{"journal-title":"Ternary Content Addressable Memory (TCAM) Search IP for SDNet","year":"2017","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1544012.1544020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.06.032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/314358"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3230718.3232629"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2534169.2486011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2013.6665177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2756702"},{"journal-title":"SDNet Packet Processor User Guide","year":"2018","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.61"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-014-9796-3"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8771277\/08677292.pdf?arnumber=8677292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:46Z","timestamp":1657745266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8677292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":15,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2903980","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}