{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:13Z","timestamp":1740133273019,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tvlsi.2019.2904048","type":"journal-article","created":{"date-parts":[[2019,4,24]],"date-time":"2019-04-24T20:22:49Z","timestamp":1556137369000},"page":"1633-1639","source":"Crossref","is-referenced-by-count":2,"title":["MTTF Enhancement Power-C4 Bump Placement Optimization"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2332-2964","authenticated-orcid":false,"given":"Somayeh","family":"Rahimipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Runjie","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6449-8184","authenticated-orcid":false,"given":"Fakhrul Zaman B.","family":"Rokhani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mircea R.","family":"Stan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2501353"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-38892-2","author":"tu","year":"2007","journal-title":"Solder Joint Technology Materials Properties and Reliability"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511777691"},{"article-title":"Electromigration reliability analysis of power delivery networks in integrated circuits","year":"2013","author":"fawaz","key":"ref13"},{"key":"ref14","first-page":"308","article-title":"Multi-via electromigration lifetime model","volume":"3","author":"li","year":"2012","journal-title":"Laterality"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref17","first-page":"14","article-title":"Penryn: 45-nm next generation Intel core 2 processor","author":"george","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.1616993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.1929870"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.01.012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.325611"},{"key":"ref8","first-page":"1421","article-title":"Integrating electrothermal coupling analysis in the calibration of experimental electromigration reliability of flip-chip packages","author":"lai","year":"0","journal-title":"Proc Electronic Components Technology Conf (ECTC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674682"},{"volume":"122","journal-title":"Failure Mechanisms and Models for Semiconductor Devices","year":"2010","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1115\/1.4034037"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593243"},{"key":"ref21","first-page":"183","article-title":"ArchFP: Rapid prototyping of pre-RTL floorplans","author":"faust","year":"2012","journal-title":"Proc IEEE\/IFIP Int Conf VLSI and System-on-Chip (VLSI SoC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04898-2_408"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358081"},{"key":"ref25","first-page":"546","author":"johnson","year":"2000","journal-title":"Miller and Freund s probability and statistics for engineers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8746725\/08698465.pdf?arnumber=8698465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,16]],"date-time":"2023-09-16T00:46:26Z","timestamp":1694825186000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8698465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":25,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2904048","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}