{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T06:36:59Z","timestamp":1759991819726,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2016R1A2B4010382"],"award-info":[{"award-number":["NRF-2016R1A2B4010382"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007053","name":"Korea Institute of Energy Technology Evaluation and Planning","doi-asserted-by":"publisher","award":["20184010201650"],"award-info":[{"award-number":["20184010201650"]}],"id":[{"id":"10.13039\/501100007053","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tvlsi.2019.2904105","type":"journal-article","created":{"date-parts":[[2019,3,26]],"date-time":"2019-03-26T23:11:08Z","timestamp":1553641868000},"page":"1298-1307","source":"Crossref","is-referenced-by-count":29,"title":["DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2457-7309","authenticated-orcid":false,"given":"Inayat","family":"Ullah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5633-6764","authenticated-orcid":false,"given":"Zahid","family":"Ullah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1502-8607","authenticated-orcid":false,"given":"Umar","family":"Afzaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5166-0629","authenticated-orcid":false,"given":"Jeong-A","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912036"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2014.9"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2770225"},{"article-title":"Multiplexer-based ternary content addressable memory","year":"2017","author":"maidee","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2822311"},{"journal-title":"Xilinx Application Note XAPP1151—Parameterizable Content-Addressable Memory","year":"2011","author":"locke","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2528638"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00019"},{"key":"ref35","first-page":"1","article-title":"Routing wire optimization through generic synthesis on FPGA carry chains","author":"parandeh-afshar","year":"2011","journal-title":"Proc Int Workshop Logic Synth"},{"journal-title":"Virtex-6 FPGA Configurable Logic Block User Guide UG364 (v1 2)","year":"2012","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.84"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2013.6665177"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2636294"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2309350"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215736"},{"journal-title":"Ternary Content Addressable Memory (TCAM) Search IP for SDNet Version 1 0","year":"2017","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.108"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2017.2776565"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4061"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.11.003"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2015.7372837"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2816039"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-014-9796-3"},{"key":"ref3","first-page":"1","article-title":"ReRAM-based 4T2R nonvolatile TCAM with \n$7\\times$\n NVM-stress reduction, and \n$4 \\times$\n improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing","author":"huang","year":"2014","journal-title":"Proc Symp VLSI Circuits Digest Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2624990"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032536"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0454"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264358"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2434888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.19"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/JSSC.2002.806264","article-title":"a ternary content-addressable memory (tcam) based on 4t static storage and including a current-race sensing scheme","volume":"38","author":"arsovski","year":"2003","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2018.2815999"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2812118"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2015.7377783"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/915178"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2017.2776565"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.974545"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20180330"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCC.2010.5546713"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8718784\/08674772.pdf?arnumber=8674772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:30Z","timestamp":1657746510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8674772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2904105","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}