{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:53Z","timestamp":1761324233702,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2016R1A2B4011799"],"award-info":[{"award-number":["2016R1A2B4011799"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080722"],"award-info":[{"award-number":["10080722"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"KSRC (Korea Semiconductor Research Consortium) support program for the development of the future semiconductor device"},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tvlsi.2019.2905626","type":"journal-article","created":{"date-parts":[[2019,7,24]],"date-time":"2019-07-24T19:41:55Z","timestamp":1563997315000},"page":"1957-1961","source":"Crossref","is-referenced-by-count":9,"title":["A Novel NAND Flash Memory Architecture for Maximally Exploiting Plane-Level Parallelism"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3752-6087","authenticated-orcid":false,"given":"Myeongjin","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wontaeck","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2981-0800","authenticated-orcid":false,"given":"Hyuk-Jun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2013-8763","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.169"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417941"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870331"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"ref18","first-page":"45","article-title":"Architectural considerations for optimizing SSDS","author":"abraham","year":"2014","journal-title":"Proc Flash Memory Summit"},{"key":"ref19","first-page":"3","article-title":"Nand flash basics error characteristics: Why do we need smart controllers","volume":"3","author":"parnell","year":"2017","journal-title":"Flash Memory Summit"},{"key":"ref28","first-page":"45","article-title":"Fast, energy efficient scan inside flash memory SSDS","author":"kim","year":"2011","journal-title":"Proc Int Workshop Accelerating Data Manage Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.3"},{"journal-title":"Computer Organization and Design&#x2014 The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2461162"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337206"},{"article-title":"Memory controller, memory system including the same, and method for operating the same","year":"2015","author":"park","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref2","article-title":"Industry innovation with samsung’s next generation V-Nand","author":"elliott","year":"2014","journal-title":"Proc Flash Memory Summit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749735"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2013.2278083"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409055"},{"key":"ref22","first-page":"155","article-title":"A flash-memory based file system","author":"kawaguchi","year":"1995","journal-title":"Proc USENIX Winter Tech Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"journal-title":"Storage Networking Industry Association","year":"1997","key":"ref24"},{"journal-title":"U Mass Trace Repository","year":"2007","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"journal-title":"AHCI and NVMe as Interfaces for SATA Express–Devices","year":"2013","author":"landsman","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8771277\/08685794.pdf?arnumber=8685794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:46Z","timestamp":1657745266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8685794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":28,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2905626","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}