{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:15Z","timestamp":1740133275755,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tvlsi.2019.2905852","type":"journal-article","created":{"date-parts":[[2019,7,24]],"date-time":"2019-07-24T19:41:55Z","timestamp":1563997315000},"page":"1799-1810","source":"Crossref","is-referenced-by-count":5,"title":["Dynamic Adjustment of Storage Class Memory Capacity in Memory-Resource Disaggregated Hybrid Storage With SCM and NAND Flash Memory"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4594-6839","authenticated-orcid":false,"given":"Chihiro","family":"Matsui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9345-6503","authenticated-orcid":false,"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Accelerating a data-centric universe","year":"0","author":"fink","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351683"},{"key":"ref12","first-page":"115","article-title":"ARC: A self-tuning, low overhead replacement cache","author":"megiddo","year":"2003","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2716958"},{"journal-title":"DRAMeXchange","year":"2019","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CE02"},{"journal-title":"Intel Optane Technology","year":"2019","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6311327"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6170059"},{"journal-title":"Computer Organization and Design","year":"2011","author":"patterson","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855546"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838600"},{"key":"ref6","first-page":"134","article-title":"$ \\times $\n11 performance increase, \n$ \\times $\n6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"journal-title":"Micron 3D XPoint Technology","year":"2019","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150277"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E100.C.373"},{"journal-title":"Storage Class Memory Towards A Disruptively Low-cost Solid-state Non-volatile Memory","year":"2019","author":"burr","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.1649669"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888299"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014027"},{"journal-title":"MSR Cambridge Traces","year":"2019","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939098"},{"key":"ref26","article-title":"STT-MRAM design and device development","author":"shiratake","year":"2018","journal-title":"IEDM Tutorial"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2018.8603108"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8771277\/08685779.pdf?arnumber=8685779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:46Z","timestamp":1657745266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8685779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2905852","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}