{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:14Z","timestamp":1740133274372,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"GLOBALFOUNDRIES Technology Development"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tvlsi.2019.2907594","type":"journal-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T15:30:50Z","timestamp":1558625450000},"page":"1819-1827","source":"Crossref","is-referenced-by-count":0,"title":["An Extrinsic Device and Leakage Mechanism in Advanced Bulk FinFET SRAM"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8373-2052","authenticated-orcid":false,"given":"Randy W.","family":"Mann","sequence":"first","affiliation":[]},{"given":"Meixiong","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Sanjay","family":"Parihar","sequence":"additional","affiliation":[]},{"given":"Qun","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Arya","sequence":"additional","affiliation":[]},{"given":"Carl","family":"Radens","sequence":"additional","affiliation":[]},{"given":"Shesh Mani","family":"Pandey","sequence":"additional","affiliation":[]},{"given":"Joseph","family":"Versaggi","sequence":"additional","affiliation":[]},{"given":"Jack M.","family":"Higman","sequence":"additional","affiliation":[]},{"given":"Rick","family":"Carter","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/55.46923"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JPROC.2002.808156"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TED.2003.815371"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VLSIT.2012.6242496"},{"year":"2013","author":"taur","journal-title":"Fundamentals of Modern VLSI Devices","key":"ref11"},{"key":"ref5","first-page":"19.5.1","article-title":"High-performance symmetric-gate and CMOS-compatible VT asymmetric-gate FinFET devices","author":"kedzierski","year":"2001","journal-title":"IEDM Tech Dig"},{"key":"ref12","first-page":"201","article-title":"A novel 6 T-SRAM cell technology designed with rectangular patterns scalable beyond \n$0.18~\\mu\\text{m}$\n generation and desirable for ultra high speed operation","author":"ishida","year":"1998","journal-title":"IEDM Tech Dig"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/IEDM.2016.7838333"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISSCC.2018.8310252"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1147\/rd.475.0553"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2011.2158863"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JETCAS.2018.2829522"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8771277\/08693753.pdf?arnumber=8693753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:45Z","timestamp":1657745265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8693753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":12,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2907594","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}