{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:10:48Z","timestamp":1772039448347,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003790","name":"Hiroshima University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003790","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tvlsi.2019.2909488","type":"journal-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T05:01:47Z","timestamp":1556341307000},"page":"1675-1684","source":"Crossref","is-referenced-by-count":14,"title":["Power Reduction and BTI Mitigation of Data-Cache Memory Based on the Storage Management of Narrow-Width Values"],"prefix":"10.1109","volume":"27","author":[{"given":"Nezam","family":"Rohbani","sequence":"first","affiliation":[]},{"given":"Hiroaki","family":"Gau","sequence":"additional","affiliation":[]},{"given":"Sara","family":"Mohammadinejad","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7034-4296","authenticated-orcid":false,"given":"Tapas Kumar","family":"Maiti","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6167-9617","authenticated-orcid":false,"given":"Dondee","family":"Navarro","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9244-9539","authenticated-orcid":false,"given":"Mitiko","family":"Miura-Mattausch","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5712-1020","authenticated-orcid":false,"given":"Hans Jurgen","family":"Mattausch","sequence":"additional","affiliation":[]},{"given":"Hirotaka","family":"Takatsuka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/SISPAD.2017.8085273"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2614993"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref17","first-page":"219","article-title":"Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction","author":"kim","year":"2002","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1142\/6159","author":"miura-mattausch","year":"2008","journal-title":"The Physics and Modeling of MOSFETs Surface-Potential Model HiSIM"},{"key":"ref3","first-page":"1","article-title":"Asymmetric sizing: An effective design approach for SRAM cells against BTI aging","author":"zuo","year":"2017","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref6","first-page":"281","article-title":"In-register duplication: Exploiting narrow-width value for improving register file reliability","author":"hu","year":"2006","journal-title":"Proc Int Conf Dependable Syst Netw"},{"key":"ref5","author":"jacopo","year":"2014","journal-title":"Reliability of High Mobility SiGe Channel MOSFETs for Future CMOS Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783303"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1145\/2902961.2902990","article-title":"DCC: Double capacity cache architecture for narrow-width values","author":"imani","year":"2016","journal-title":"Proc 26th Ed ACM Great Lakes Symp VLSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423919"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/545214.545232","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc ACM SIGARCH Comput Archit News"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547908"},{"key":"ref21","first-page":"546","article-title":"Low power aging-aware register file design by duty cycle balancing","author":"wang","year":"2012","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1145\/605432.605420","article-title":"An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches","volume":"37","author":"kim","year":"2002","journal-title":"ACM SIGPLAN Notices"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8746725\/08695860.pdf?arnumber=8695860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:56Z","timestamp":1657745636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8695860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2909488","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}