{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:03Z","timestamp":1772724903521,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tvlsi.2019.2910792","type":"journal-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T02:25:16Z","timestamp":1558664716000},"page":"1886-1896","source":"Crossref","is-referenced-by-count":20,"title":["A Near-Threshold Spiking Neural Network Accelerator With a Body-Swapping-Based $In \\,\\,Situ$  Error Detection and Correction Technique"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8263-4597","authenticated-orcid":false,"given":"Seongjong","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3023-7191","authenticated-orcid":false,"given":"Joao Pedro","family":"Cerqueira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9722-0979","authenticated-orcid":false,"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1109\/TNSRE.2007.908429","article-title":"Thermal impact of an active 3-D microelectrode array implanted in the brain","volume":"15","author":"kim","year":"2007","journal-title":"IEEE Trans Neural Syst Rehabil Eng"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2160753"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934600"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2536179"},{"key":"ref31","first-page":"1","article-title":"Stochastic analysis of Bubble Razor","author":"zhang","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.18"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840901"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573561"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2365255"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.21"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2011.6107748"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref13","first-page":"492","article-title":"A 530 mV 10-lane SIMD processor with variation resiliency in 45 nm SOI","author":"pawlowski","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","first-page":"30c","article-title":"A 3.6GB\/s 1.3 mW 400 mV 0.051 mm2 near-threshold voltage resilient router in 22 nm tri-gate CMOS","author":"paul","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/JSSC.2015.2463083","article-title":"A 409 GOPS\/W adaptive and resilient domino register file in 22 nm tri-gate CMOS featuring in-situ timing margin and error detection for tolerance to within-die variation, voltage droop, temperature and aging","volume":"51","author":"kulkarni","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749423"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284364"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2264616"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2309692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2846631"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273496"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232880"},{"key":"ref2","first-page":"50c","article-title":"A 640 M pixel\/s 3.65 mW sparse event-driven neuromorphic object recognition processor with on-chip learning","author":"kim","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref1","first-page":"1","article-title":"A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons","author":"seo","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref20","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref24","first-page":"1","article-title":"A 0.33 V\/-40° C process\/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28 nm back-gate biasing","author":"clerc","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","first-page":"452","article-title":"A 460 MHz at 397 mV, 2.6 GHz at 1.3 V, 32 b VLIW DSP, embedding \n$\\text{F}_{\\mathrm{ MAX}}$\ntracking","author":"wilson","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2365878"},{"key":"ref25","first-page":"152","article-title":"Post-silicon voltage-guard-band reduction in a 22 nm graphics execution core using adaptive voltage scaling and dynamic power gating","author":"cho","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8771277\/8701510-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8771277\/08701510.pdf?arnumber=8701510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:46Z","timestamp":1657745266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8701510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2910792","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}