{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T04:50:43Z","timestamp":1743396643244,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2013 HJ2440"],"award-info":[{"award-number":["2013 HJ2440"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tvlsi.2019.2911393","type":"journal-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T20:12:00Z","timestamp":1557346320000},"page":"2074-2087","source":"Crossref","is-referenced-by-count":6,"title":["A Domain-Specific Processor Microarchitecture for Energy-Efficient, Dynamic IoT Communication"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9237-1148","authenticated-orcid":false,"given":"Shahzad","family":"Muzaffar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3220-9987","authenticated-orcid":false,"given":"Ibrahim M.","family":"Elfadel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref11","first-page":"2144","article-title":"A programmable security processor for cryptography algorithms","author":"han","year":"2008","journal-title":"Proc Int Solid State and Integrated Circuit Technology Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2754272"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.49"},{"journal-title":"Cisco Systems Routers","year":"2012","key":"ref14"},{"journal-title":"MPC860 PowerQUICC Family User’s Manual","year":"2004","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37977-2_3"},{"key":"ref17","first-page":"228","article-title":"Monolithic data Circuit-Terminating Unit (DCU) for a one-wire vehicle network","author":"dos reis filho","year":"1998","journal-title":"Proc 24th Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA.2017.8203658"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1070"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3092627.3092629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644770"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2011","author":"hennessy","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502276"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527186"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310168"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.11"},{"journal-title":"A new golden age for computer architecture domain-specific hadrware\/software co-design enhanced security open instruction sets and agile chip development Turing Lecturea at ISCA","year":"2018","author":"hennessy","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203491"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314420"},{"key":"ref21","article-title":"Dynamic edge-coded signaling for low-power IoT communication","author":"muzaffar","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357127"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DESEC.2017.8073841"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753560"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2016.7870141"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8811586\/08710005.pdf?arnumber=8710005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:30Z","timestamp":1657746510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8710005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2911393","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}