{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:12Z","timestamp":1740133272999,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tvlsi.2019.2912081","type":"journal-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T20:49:58Z","timestamp":1556743798000},"page":"1828-1839","source":"Crossref","is-referenced-by-count":4,"title":["Variation-Tolerant WL Driving Scheme for High-Capacity NAND Flash Memory"],"prefix":"10.1109","volume":"27","author":[{"given":"Junyoung","family":"Ko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Younghwi","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jisu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheonan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Sun","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinyoung","family":"Chun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moo-Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref11","first-page":"1","article-title":"Floating gate super multi level NAND flash memory technology for 30 nm and beyond","author":"kamigaichi","year":"2008","journal-title":"IEDM Tech Dig"},{"article-title":"NAND flash memory device and method of making same","year":"2014","author":"oh","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522626"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818143"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802352"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123629"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527417"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MIPRO.2015.7160246"},{"key":"ref4","first-page":"340","article-title":"A 1Tb 4b\/cell 64-stacked-WL 3 D NAND flash memory with 12 MB\/s program throughput","author":"lee","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062959"},{"key":"ref5","first-page":"138","article-title":"A 128 Gb 2b\/cell NAND flash memory in 14 nm technology with tPROG= \n$640~\\mu\\text{s}$\n and 800 MB\/s I\/O rate","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active \n$\\text{V}_{MIN}$\n-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/JSSC.2015.2474117","article-title":"A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","volume":"51","author":"jeong","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","first-page":"1","article-title":"A world’s first product of three-dimensional vertical NAND Flash memory and beyond","author":"park","year":"2014","journal-title":"Proc 7th Annu Non-Volatile Memory Technol Symp (NVMTS)"},{"key":"ref1","first-page":"202","article-title":"A 512 Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"article-title":"Hot carrier generation and programming in NAND flash","year":"2015","author":"chang","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICISA.2012.6220959"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref21","first-page":"46","article-title":"An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology","author":"byeon","year":"2005","journal-title":"ISSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8771277\/08704315.pdf?arnumber=8704315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:47:46Z","timestamp":1657745266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":22,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2912081","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}