{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:14Z","timestamp":1740133274326,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Foundation of Chongqing Science and Technology Bureau","award":["cstc2018jszx-cyztzx0204","cstc2018jszx-cyztzx0206"],"award-info":[{"award-number":["cstc2018jszx-cyztzx0204","cstc2018jszx-cyztzx0206"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tvlsi.2019.2912504","type":"journal-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T03:44:28Z","timestamp":1558669468000},"page":"1990-1997","source":"Crossref","is-referenced-by-count":9,"title":["A Linearity-Enhanced 10-Bit 160-MS\/s SAR ADC With Low-Noise Comparator Technique"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1461-599X","authenticated-orcid":false,"given":"Daiguo","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hequan","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5688-7486","authenticated-orcid":false,"given":"Lei","family":"Qiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoquan","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengping","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Can","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiliu","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"ref11","first-page":"1","article-title":"A 5.5 mW 6 b 5 GS\/S \n$4\\times$\n-lnterleaved 3 b\/cycle SAR ADC in 65 nm CMOS","author":"chan","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2509164"},{"key":"ref14","first-page":"61","article-title":"A 35 fJ 10 b 160 MS\/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancellation","author":"zhu","year":"2011","journal-title":"IEEE ASSCC Dig Tech Papers"},{"key":"ref15","first-page":"169","article-title":"A 12 b 180 MS\/s 0.068 mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction","author":"zhong","year":"2016","journal-title":"Proc 42nd Eur Solid-State Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920123"},{"key":"ref17","first-page":"1","article-title":"Clocked comparator for high-speed applications in 65 nm technology","author":"abbas","year":"2010","journal-title":"IEEE ASSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.2796"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690985"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2532605"},{"key":"ref6","first-page":"1","article-title":"A 0.015 mm2 63 fJ\/conversion-step 10-bit 220 MS\/s SAR ADC with 1.5 b\/step redundancy and digital metastability correction","author":"vitek","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2455431"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413850"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2756036"},{"key":"ref2","first-page":"264","article-title":"A 65 fJ\/conversion-step 0-to-50 MS\/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2610864"},{"key":"ref1","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.2916"},{"key":"ref22","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6 b 2 b\/step SAR ADC in \n$0.13~\\mu\\text{m}$\n CMOS","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822678"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2559513"},{"key":"ref23","first-page":"1164","article-title":"A self-timing switch-driving register by precharge-evaluate logic for high-speed SAR ADCs","author":"chio","year":"2008","journal-title":"Proc IEEE Asia–Pacific Circuits Syst"},{"key":"ref26","first-page":"186","article-title":"A 16 b 80 MS\/s 100 mW 77.6 dB SNR CMOS pipeline ADC","author":"brunsilius","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.8724"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8811586\/08706684.pdf?arnumber=8706684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:16Z","timestamp":1657746376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8706684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2912504","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}