{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T23:20:15Z","timestamp":1774912815688,"version":"3.50.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704005"],"award-info":[{"award-number":["61704005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61627813"],"award-info":[{"award-number":["61627813"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61571023"],"award-info":[{"award-number":["61571023"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012176","name":"Program of Introducing Talents of Discipline to Universities","doi-asserted-by":"crossref","award":["B16001"],"award-info":[{"award-number":["B16001"]}],"id":[{"id":"10.13039\/501100012176","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tvlsi.2019.2912941","type":"journal-article","created":{"date-parts":[[2019,5,9]],"date-time":"2019-05-09T20:05:16Z","timestamp":1557432316000},"page":"2046-2059","source":"Crossref","is-referenced-by-count":15,"title":["DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6685-5576","authenticated-orcid":false,"given":"Liang","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yufei","family":"Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3169-6034","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2093-1788","authenticated-orcid":false,"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"rastegari","year":"2016","journal-title":"Xnor-net Imagenet classification using binary convolutional neural networks"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465813"},{"key":"ref32","first-page":"941","article-title":"Chip temperature optimization for dark silicon many-core systems","volume":"37","author":"li","year":"2018","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715265"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196092"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"ref20","author":"bakhshalipour","year":"2018","journal-title":"Parallelizing bisection root-finding A case for accelerating serial algorithms in multicore substrates"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2391182"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132750"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693199"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2795039"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-017-2151-2"},{"key":"ref50","first-page":"73","article-title":"Evaluation of spin-Hall-assisted STT-MRAM for cache replacement","author":"chang","year":"2016","journal-title":"Proc IEEE\/ACM Int Symp Nanosc Archit"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203785"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"ref55","first-page":"1","article-title":"Mlpat: A power, area, timing modeling framework for machine learning accelerators","author":"tang","year":"2018","journal-title":"Proc DOSSA Workshop"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref53","year":"2001","journal-title":"Compiler design and user rtl and guide modeling"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2899396"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/641675.642111"},{"key":"ref40","author":"courbariaux","year":"2016","journal-title":"Binarized Neural networks Training deep neural networks with weights and activations constrained to +1or?1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"ref13","author":"pei","year":"2017","journal-title":"Universal Memcomputing Machines"},{"key":"ref14","author":"manukian","year":"2018","journal-title":"Accelerating deep learning with memcomputing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2691009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00031"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00057"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1039\/C8NR05928D"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173205"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.14778\/2824032.2824076"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref48","author":"chen","year":"2018","journal-title":"Eyeriss v2 A flexible and high-performance accelerator for emerging deep neural networks"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009163"},{"key":"ref44","article-title":"The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor","author":"asanovic","year":"2015"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130230"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8811586\/08710263.pdf?arnumber=8710263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:16Z","timestamp":1657746376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8710263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":56,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2912941","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}