{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:09:08Z","timestamp":1755997748059,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Council (DFG) through the Cluster of Excellence Center for Advancing Electronics Dresden"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tvlsi.2019.2918385","type":"journal-article","created":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T19:51:16Z","timestamp":1560282676000},"page":"2375-2386","source":"Crossref","is-referenced-by-count":7,"title":["A Novel Hybrid DRAM\/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2763-8755","authenticated-orcid":false,"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5007-445X","authenticated-orcid":false,"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378685"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361150"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1880037.1880040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2311798"},{"key":"ref16","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref17","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref18","first-page":"234","article-title":"i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2017.8007930"},{"article-title":"DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems","year":"2010","author":"lee","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488488"},{"article-title":"DRAM-aware last-level cache replacement","year":"2010","author":"lee","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479221"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304613"},{"journal-title":"Standard Performance Evaluation Corporation","year":"2017","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132433"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662515"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132414"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3293447"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2804938"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8848667\/08734763.pdf?arnumber=8734763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:23Z","timestamp":1657746863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8734763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2918385","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}