{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:30:40Z","timestamp":1764174640537,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Taiwan Semiconductor Manufacturing Corporation"},{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"crossref","award":["MOST 107-2218-E-006-025"],"award-info":[{"award-number":["MOST 107-2218-E-006-025"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tvlsi.2019.2919233","type":"journal-article","created":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T21:35:25Z","timestamp":1561066525000},"page":"2105-2118","source":"Crossref","is-referenced-by-count":15,"title":["An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0475-5756","authenticated-orcid":false,"given":"Cheng-Hung","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6690-0074","authenticated-orcid":false,"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9208-8262","authenticated-orcid":false,"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Case study of yield learning through in-house flow of volume diagnosis","author":"hsueh","year":"2013","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114000"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.17"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895758"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231105"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185229"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329502"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193580"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref6","first-page":"902","article-title":"Machine learning-based volume diagnosis","author":"wang","year":"2009","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2211093"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297627"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401564"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.80"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818790"},{"key":"ref21","first-page":"192","article-title":"Substantial fault pair at-a-time (SFPAT): An automatic diagnostic pattern generation method","author":"ye","year":"2010","journal-title":"Proc 19th IEEE Asian Test Symp"},{"journal-title":"Tessent Shell Reference Manual Version 2015 2","year":"2015","key":"ref24"},{"journal-title":"Modus ATPG User Guide Version 17 20","year":"2017","key":"ref23"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8811586\/08742768.pdf?arnumber=8742768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:16Z","timestamp":1657746376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8742768\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2919233","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}