{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:14Z","timestamp":1740133274680,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10073185"],"award-info":[{"award-number":["10073185"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010193","name":"Korea Electric Power Corporation","doi-asserted-by":"publisher","award":["KEPCO-2017-11"],"award-info":[{"award-number":["KEPCO-2017-11"]}],"id":[{"id":"10.13039\/501100010193","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tvlsi.2019.2920910","type":"journal-article","created":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T20:09:15Z","timestamp":1561579755000},"page":"2237-2245","source":"Crossref","is-referenced-by-count":9,"title":["A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6542-5884","authenticated-orcid":false,"given":"Seong Jin","family":"Yun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8747-0624","authenticated-orcid":false,"given":"Jiseong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9187-9169","authenticated-orcid":false,"given":"Yun Chan","family":"Im","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6177-1496","authenticated-orcid":false,"given":"Yong Sin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2342380"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417950"},{"key":"ref12","first-page":"346","article-title":"A 0.5V-VIN 1.44mA-class event-driven digital LDO with a fully integrated 100pF output capacitor","author":"kim","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2230025"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2709311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2506605"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2614308"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333755"},{"key":"ref18","first-page":"1","article-title":"All-digital low-dropout regulator with adaptive control and reduced dynamic stability for digital load circuits","author":"nasir","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2628965"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2258250"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766215"},{"key":"ref5","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-\n$\\mu\\text{A}$\n quiescent current in 65nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353798"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2682862"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902615"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/JSSC.2015.2457920","article-title":"Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237991"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2014.2352314"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8848667\/08746678.pdf?arnumber=8746678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:23Z","timestamp":1657746863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8746678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2920910","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}