{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:03:17Z","timestamp":1780675397343,"version":"3.54.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10052875"],"award-info":[{"award-number":["10052875"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"KSRC (Korea Semiconductor Research Consortium) support program for the development of the future semiconductor device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tvlsi.2019.2920999","type":"journal-article","created":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T20:09:15Z","timestamp":1561579755000},"page":"2365-2374","source":"Crossref","is-referenced-by-count":19,"title":["Dynamic Built-In Redundancy Analysis for Memory Repair"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyun","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seungtaek","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586118"},{"key":"ref11","first-page":"2174","article-title":"Optimized built-in self-repair for multiple memories","volume":"24","author":"kang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354378"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2750702"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TCAD.2011.2170569","article-title":"Efficient built-in self-repair techniques for multiple repairable embedded RAMs","volume":"31","author":"lu","year":"2012","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.11"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401691"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref27","first-page":"33","article-title":"RAMSES-D: DRAM fault simulator supporting weighted coupling fault","author":"hsing","year":"2007","journal-title":"Proc IEEE Int Workshop Memory Technol Design Test"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2044846"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref8","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref2","first-page":"34","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"4","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606499"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2017.2778301"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/66.97808"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250090"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.285750"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8848667\/08746162.pdf?arnumber=8746162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:23Z","timestamp":1657746863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8746162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2920999","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}