{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:17:33Z","timestamp":1761581853762,"version":"3.37.3"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tvlsi.2019.2922219","type":"journal-article","created":{"date-parts":[[2019,7,17]],"date-time":"2019-07-17T20:14:24Z","timestamp":1563394464000},"page":"2447-2458","source":"Crossref","is-referenced-by-count":5,"title":["Model Order Reduction Method for Large-Scale $RC$  Interconnect and Implementation of Adaptive Digital PI Controller"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8347-6260","authenticated-orcid":false,"given":"Kouki","family":"Mohamed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysconle.2017.04.004"},{"key":"ref38","first-page":"4484","article-title":"$h_{2}$\n and \n$h_\\infty$\n error bounds for model order reduction of second order systems by krylov subspace methodsa new real pole delay model for rlc interconnect using second order approximation","author":"panzer","year":"2013","journal-title":"Proc Eur Control Conf (ECC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.804542"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908396"},{"article-title":"SPICE2: A computer program to simulate semiconductor circuits","year":"1975","author":"nagel","key":"ref31"},{"key":"ref30","first-page":"49","author":"freund","year":"2008","journal-title":"Model Order Reduction Techniques with Application in Finite Element Analysis"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.1881"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/43.822622"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865744"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654921"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814949"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358011"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.170"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718713"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.1981.1102568"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-0571-5_9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.6.792"},{"key":"ref21","first-page":"435","article-title":"A global Arnoldi method for the model reduction of second-order structural dynamical systems","volume":"1","author":"bonin","year":"2010","journal-title":"Preprint TU Braunschweig Institut Comput Math"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810679"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1080\/00207178408933239"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1109\/TCSII.2008.925655","article-title":"Second-order balanced truncation for passive-order reduction of RLCK circuits","volume":"55","author":"yan","year":"2008","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1080\/15325008.2013.769031"},{"key":"ref50","first-page":"407","article-title":"Iterative dual rational Krylov and iterative SVD-dual rational Krylov model reduction for switched linear systems","volume":"319","author":"kouki","year":"2015","journal-title":"Complex System Modelling and Control Through Intelligent Soft Computations"},{"article-title":"Model order reduction for multi-terminal systems with applications to circuit simulation","year":"2011","author":"ionutiu","key":"ref51"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRS.2008.926693"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ICSIMA.2014.7047441"},{"journal-title":"A Matlab Circuit Simulator that Reads Spice-Like Netlists and Performs Several Types of Analysis","year":"2018","author":"bond","key":"ref57"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1016\/j.jprocont.2013.11.010"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/INDIANCC.2016.7441175"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/S0959-1524(02)00062-8"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/CCA.2009.5281092"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1016\/S0005-1098(99)00009-6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.644034"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2016.2635656"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2004.10.011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2001.945732"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1137\/060666123"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s00498-013-0121-7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2007.10.041"},{"key":"ref16","first-page":"1","article-title":"SVD-AORA method for dynamic linear time invariant model order reduction","author":"kouki","year":"2015","journal-title":"Proc 8th Vienna Int Conf Mathematical Modelling MATHMOD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643368"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0098-1354(02)00120-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2166075"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2015.2502187"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2491341"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1327","DOI":"10.1109\/TCSII.2017.2685440","article-title":"A passivity-preserving frequency-weighted model order reduction technique","volume":"64","author":"umair","year":"2017","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283996"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1016\/j.matcom.2007.09.007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2599111"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2008.03.002"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1080\/00207170903100214"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/s11075-015-9991-8"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1137\/06066120X"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.3182\/20120215-3-AT-3016.00136"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"3587","DOI":"10.3182\/20110828-6-IT-1002.02809","article-title":"Gramian-based error bound in model reduction by Krylov subspace methods","volume":"44","author":"thomas","year":"2011","journal-title":"IFAC Proc Vol"},{"journal-title":"Theory of Linear Active Networks","year":"1967","author":"kuh","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1002\/cta.532"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8848667\/08765624.pdf?arnumber=8765624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:23Z","timestamp":1657746863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8765624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":59,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2922219","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}