{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:10:07Z","timestamp":1766067007074,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tvlsi.2019.2922471","type":"journal-article","created":{"date-parts":[[2019,7,16]],"date-time":"2019-07-16T20:35:08Z","timestamp":1563309308000},"page":"2191-2204","source":"Crossref","is-referenced-by-count":6,"title":["Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4555-3931","authenticated-orcid":false,"given":"Khushboo","family":"Rani","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref39"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref31","first-page":"234","article-title":"i2WAP: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038589"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref11","first-page":"18.2.1","article-title":"Demonstration of highly manufacturable STT-MRAM embedded in 28 nm logic","author":"song","year":"2018","journal-title":"IEDM Tech Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2019.00020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7020014"},{"key":"ref14","article-title":"On-die interconnects for next generation CMPs","author":"kundu","year":"2006","journal-title":"Proc Workshop On- and Off-Chip Interconnection Networks for Multicore Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555781"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2428699"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.237"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517174"},{"key":"ref28","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536747"},{"key":"ref27","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CN02"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796432"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2018.8704027"},{"key":"ref21","first-page":"116","article-title":"A compact low-power eDRAM-based NoC buffer","author":"li","year":"2015","journal-title":"Proc IEEE\/ACM Int Symp Low Power Electron Design (ISLPED)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15663-3_3"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555761"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2892424"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2836156"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8811586\/08764609.pdf?arnumber=8764609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:16Z","timestamp":1657746376000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8764609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2922471","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}