{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T10:23:41Z","timestamp":1763202221831,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001381","name":"National Research Foundation Singapore","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001381","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tvlsi.2019.2923004","type":"journal-article","created":{"date-parts":[[2019,7,7]],"date-time":"2019-07-07T16:55:41Z","timestamp":1562518541000},"page":"2331-2343","source":"Crossref","is-referenced-by-count":9,"title":["Framework for Fast Memory Authentication Using Dynamically Skewed Integrity Tree"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7592-6970","authenticated-orcid":false,"given":"Saru","family":"Vig","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6015-1084","authenticated-orcid":false,"given":"Rohan","family":"Juneja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1398-821X","authenticated-orcid":false,"given":"Guiyuan","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8346-2635","authenticated-orcid":false,"given":"Siew-Kei","family":"Lam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9679-6223","authenticated-orcid":false,"given":"Changhai","family":"Ou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.45"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-018-0180-2"},{"key":"ref16","first-page":"1","article-title":"Theoretical use of cache memory as a cryptanalytic side-channel","volume":"169","author":"page","year":"2002","journal-title":"IACR Cryptology ePrint"},{"key":"ref17","article-title":"Crypt-analysis of block ciphers implemented on computers with cache","author":"tsunoo","year":"2002","journal-title":"Proc ISITA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.1998.672310"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1949.tb00928.x"},{"key":"ref4","first-page":"204","author":"gueron","year":"2016","journal-title":"A Memory Encryption Engine Suitable for General Purpose Processors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00041"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_20"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183547"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01004-0_1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2538218"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2370816.2370865","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael ubal","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8848667\/08753546.pdf?arnumber=8753546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:23Z","timestamp":1657746863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8753546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2923004","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}