{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:16Z","timestamp":1740133276771,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tvlsi.2019.2925421","type":"journal-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T20:09:43Z","timestamp":1565122183000},"page":"2829-2841","source":"Crossref","is-referenced-by-count":2,"title":["Power Efficiency of S-Boxes: From a Machine-Learning-Based Tool to a Deterministic Model"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2922-9517","authenticated-orcid":false,"given":"Rajat","family":"Sadhukhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nilanjan","family":"Datta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6499-8346","authenticated-orcid":false,"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"2825","article-title":"Scikit-learn: Machine learning in python","volume":"12","author":"pedregosa","year":"2011","journal-title":"J Mach Learn Res"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.21236\/ADA606736"},{"article-title":"SIS: A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref31"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-44874-8","author":"eiben","year":"2015","journal-title":"Introduction to Evolutionary Computing"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0021-2"},{"key":"ref11","article-title":"On the construction of hardware-friendly \n$4\\times4$\n and \n$5\\times5$\n S-boxes","author":"picek","year":"2016","journal-title":"Selected Areas in Cryptography"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2019.00121"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2285522"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_25"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47555-9_8"},{"key":"ref17","first-page":"111","article-title":"S-boxes and round functions with controllable linearity and differential uniformity","author":"nyberg","year":"1994","journal-title":"Proc Int Workshop Fast Software Encrypt"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73074-3_13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/BF00994018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548317"},{"key":"ref27","first-page":"2579","article-title":"Visualizing high-dimensional data using t-SNE","volume":"9","author":"van der maaten","year":"2008","journal-title":"J Mach Learn Res"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45760-7_6"},{"key":"ref29","first-page":"278","article-title":"Random decision forests","author":"ho","year":"1995","journal-title":"Proc 3rd Int Conf Document Anal Recognition"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/b137765"},{"key":"ref8","first-page":"426","article-title":"Low-latency encryption—Is ‘lightweight = light + wait?","author":"kne\u017eevi?","year":"2012","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref7","first-page":"390","article-title":"Towards green cryptography: A comparison of lightweight ciphers from the energy viewpoint","author":"kerckhof","year":"2012","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref2","first-page":"172","article-title":"An optimized S-box circuit architecture for low power AES design","author":"morioka","year":"2002","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41332-2_7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.IR.8114"},{"key":"ref20","article-title":"The noekeon block cipher","author":"daemen","year":"2000","journal-title":"Proc 1st Open NESSIE Workshop"},{"article-title":"MIDORI: A block cipher for low energy (extended version)","year":"2015","author":"banik","key":"ref22"},{"key":"ref21","first-page":"1","article-title":"KLEIN: A new family of lightweight block ciphers","author":"gong","year":"2011","journal-title":"Proc Int Workshop Radio Freq Identificat Secur Privacy Issues"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref24"},{"journal-title":"Low-Power CMOS Design","year":"1997","author":"chandrakasan","key":"ref23"},{"key":"ref26","first-page":"87","author":"iman","year":"1998","journal-title":"Logic Restructuring for Low Power"},{"key":"ref25","first-page":"197","author":"benini","year":"2002","journal-title":"Logic Synthesis for Low Power VLSIDesigns"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8910476\/08789671.pdf?arnumber=8789671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:17Z","timestamp":1657746377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8789671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2925421","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}