{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T21:11:27Z","timestamp":1768425087510,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704005"],"award-info":[{"award-number":["61704005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61627813"],"award-info":[{"award-number":["61627813"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61571023"],"award-info":[{"award-number":["61571023"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012176","name":"Program of Introducing Talents of Discipline to Universities","doi-asserted-by":"crossref","award":["B16001"],"award-info":[{"award-number":["B16001"]}],"id":[{"id":"10.13039\/501100012176","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/tvlsi.2019.2926984","type":"journal-article","created":{"date-parts":[[2019,7,22]],"date-time":"2019-07-22T23:27:50Z","timestamp":1563838070000},"page":"2668-2679","source":"Crossref","is-referenced-by-count":57,"title":["PXNOR-BNN: In\/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6685-5576","authenticated-orcid":false,"given":"Liang","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2093-1788","authenticated-orcid":false,"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3169-6034","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.94.140414"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1063\/1.4906352"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2510543"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547698"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.3.064012"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3522"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2305695"},{"key":"ref35","article-title":"Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices","author":"chen","year":"2018","journal-title":"arXiv 1807 07928"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693199"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341988"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref12","first-page":"162","article-title":"PIMA-logic: A novel processing-in-memory architecture for highly flexible and energy-efficient logic computation","author":"angizi","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref14","article-title":"Mixed-precision training of deep neural networks using computational memory","author":"nandakumar","year":"2017","journal-title":"arXiv 1712 01192"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref16","first-page":"396","article-title":"A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture","author":"rho","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715265"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2795039"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4566"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.312"},{"key":"ref6","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref8","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref7","article-title":"Binary ensemble neural network: More bits per network or more networks per bit?","author":"zhu","year":"2018","journal-title":"arXiv 1806 07550"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3115\/v1\/P14-1129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.09.010"},{"key":"ref46","author":"wong","year":"2011","journal-title":"Carbon Nanotube and Graphene Device Physics"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref45","first-page":"237","article-title":"ReCom: An efficient resistive accelerator for compressed deep neural networks","author":"ji","year":"2018","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2649547"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2772185"},{"key":"ref24","first-page":"525","article-title":"XNOR-Net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc Eur Conf Comput Vis"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref23","first-page":"1423","article-title":"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks","author":"sun","year":"2018","journal-title":"Proc Eur Conf Exhib Design Autom Test"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2912941"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.94"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715270"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/8880704\/8768197-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8880704\/08768197.pdf?arnumber=8768197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:49:19Z","timestamp":1657745359000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8768197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":47,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2926984","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}