{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:38:45Z","timestamp":1753922325232,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tvlsi.2019.2931478","type":"journal-article","created":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T19:30:51Z","timestamp":1565638251000},"page":"12-22","source":"Crossref","is-referenced-by-count":5,"title":["A 2.56-Gb\/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS"],"prefix":"10.1109","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7569-4081","authenticated-orcid":false,"given":"Xiaoran","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianwei","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7082-5791","authenticated-orcid":false,"given":"Shita","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3559-9511","authenticated-orcid":false,"given":"Mitchell A.","family":"Thornton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3197-4903","authenticated-orcid":false,"given":"Ping","family":"Gui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/35.933452"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2013.2283853"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2014.2374176"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2011.2176635"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2013.2274824"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCSI.2008.931647"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TIFS.2016.2524514"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TVLSI.2015.2465846"},{"key":"ref18","first-page":"360","article-title":"A 2.56 Gbps asynchronous serial transceiver with embedded 80 Mbps secondary data transmission capability in 65 nm CMOS","author":"wang","year":"2018","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ISSCC.2010.5433824"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2018.2879878"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MSECP.2003.1177004"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JPROC.2017.2781198"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ACCESS.2016.2544381"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/HONET.2012.6421435"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2007.912030"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TIFS.2016.2621999"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/COMST.2015.2453114"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/COMST.2007.4317620"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/RFIC.2015.7337766"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISCAS.2013.6572206"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TCSI.2017.2704023"},{"year":"2011","author":"palermo","journal-title":"CMOS Nanoelectronics Analog and RF VLSI Circuits Chaper 9 High-Speed Serial I\/O Design for Channel-Limited and Power-Constrained Systems","key":"ref24"},{"key":"ref23","first-page":"1","article-title":"Impact of transition density on CDR","author":"ghiasi","year":"2017","journal-title":"Proc IEEE 802 3bs Logic Adhoc Meeting"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8945454\/08794767.pdf?arnumber=8794767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:05Z","timestamp":1651070405000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8794767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2019.2931478","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}